參數(shù)資料
型號(hào): 935027000518
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 9/34頁
文件大?。?/td> 250K
代理商: 935027000518
Philips Semiconductors
Product specification
SCC2692
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
17
OPCR – Output Port Configuration Register
OPCR[7] – OP7 Output Select
This bit programs the OP7 output to provide one of the following:
0 The complement of OPR[7].
1 The Channel B transmitter interrupt output which is the
complement of TxRDYB. When in this mode OP7 acts as an
open- drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[6] – OP6 Output Select
This bit programs the OP6 output to provide one of the following:
0 The complement of OPR[6].
1 The Channel A transmitter interrupt output which is the
complement of TxRDYA. When in this mode OP6 acts as an
open- drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[5] – OP5 Output Select
This bit programs the OP5 output to provide one of the following:
0 The complement of OPR[5].
1 The Channel B transmitter interrupt output which is the
complement of ISR[5]. When in this mode OP5 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[4] – OP4 Output Select
This field programs the OP4 output to provide one of the following:
0 The complement of OPR[4].
1 The Channel A receiver interrupt output which is the complement
of ISR[1]. When in this mode OP4 acts as an open-drain output.
Note that this output is not masked by the contents of the IMR.
OPCR[3:2] – OP3 Output Select
This bit programs the OP3 output to provide one of the following:
00 The complement of OPR[3].
01 The counter/timer output, in which case OP3 acts as an
open-drain output. In the timer mode, this output is a square
wave at the programmed frequency. In the counter mode, the
output remains High until terminal count is reached, at which
time it goes Low. The output returns to the High state when the
counter is stopped by a stop counter command. Note that this
output is not masked by the contents of the IMR.
10 The 1X clock for the Channel B transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted, a
free running 1X clock is output.
11 The 1X clock for the Channel B receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1X clock is output.
OPCR[1:0] – OP2 Output Select
This field programs the OP2 output to provide one of the following:
00 The complement of OPR[2].
01 The 16X clock for the Channel A transmitter. This is the clock
selected by CSRA[3:0], and will be a 1X clock if CSRA[3:0] =
1111.
10 The 1X clock for the Channel A transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted, a
free running 1X clock is output.
11 The 1X clock for the Channel A receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1X clock is output.
ACR – Auxiliary Control Register
ACR[7] – Baud Rate Generator Set Select
This bit selects one of two sets of baud rates to be generated by the
BRG:
Set 1:
50, 110, 134.5, 200, 300, 600, 1.05K, 1.2K, 2.4K, 4.8K,
7.2K, 9.6K, and 38.4K baud.
Set 2:
75, 110, 134.5, 150, 300, 600, 1.2K, 1.8K, 2.0K, 2.4K,
4.8K, 9.6K, and 19.2K baud.
Table 4.
Bit Rate Generator Characteristics
Crystal or Clock = 3.6864MHz
BAUD RATE
ACTUAL 16X CLOCK (kHz)
ERROR (%)
50
75
110
134.5
150
200
300
600
1050
1200
1800
2000
2400
4800
7200
9600
14.4K
19.2K
28.8K
38.4K
57.6K
115.2K
0.8
1.2
1.759
2.153
2.4
3.2
4.8
9.6
16.756
19.2
28.8
32.056
38.4
76.8
115.2
153.6
230.4
307.2
460.8
614.4
921.2
1,843.2
0
-0.069
0.059
0
-0.260
0
0.175
0
NOTE: Duty cycle of 16X clock is 50%
±1%.
The selected set of rates is available for use by the Channel A and
B receivers and transmitters as described in CSRA and CSRB.
Baud rate generator characteristics are given in Table 4.
ACR[6:4] – Counter/Timer Mode And Clock Source Select
This field selects the operating mode of the counter/timer and its
clock source as shown in Table 5.
ACR[3:0] – IP3, IP2, IP1, IP0 Change-of-State Interrupt Enable
This field selects which bits of the input port change register (IPCR)
cause the input change bit in the interrupt status register (ISR[7]) to
be set. If a bit is in the ‘on’ state the setting of the corresponding bit
in the IPCR will also result in the setting of ISR[7], which results in
the generation of an interrupt output if IMR[7] = 1. If a bit is in the
‘off’ state, the setting of that bit in the IPCR has no effect on ISR[7].
相關(guān)PDF資料
PDF描述
06LTM0075A WIDERSTANDSAUFNEHMER MINIATUR 75MM
06MU06MU ADAPTER BSP G 0.38X0.38ZOLL
06MU06NU AUSSENGEWINDE BSP DREHB G 0.38X0.38ZOLL
06MU08MU ADAPTER BSP G 0.38X0.5ZOLL
06MU08NU AUSSENGEWINDE BSP DREHB G 0.38X0.5ZOLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9350-2R1 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:9350-2R1
9350301 功能描述:工業(yè)壓力 / 力傳感器 SST PRESS TRANSDUCER RoHS:否 制造商:Honeywell 工作壓力:0 bar to 25 bar 壓力類型:Sealed Gauge 準(zhǔn)確性:0.25 % 輸出類型: 安裝風(fēng)格:Screw 工作電源電壓:8 V to 30 V 輸出電壓:8 V to 30 V 封裝:
9350303 功能描述:工業(yè)壓力 / 力傳感器 SST PRESS TRANSDUCER RoHS:否 制造商:Honeywell 工作壓力:0 bar to 25 bar 壓力類型:Sealed Gauge 準(zhǔn)確性:0.25 % 輸出類型: 安裝風(fēng)格:Screw 工作電源電壓:8 V to 30 V 輸出電壓:8 V to 30 V 封裝:
935030750623 制造商:NXP Semiconductors 功能描述:IC MIXER 500MHZ UP CONVRT 8SO
9350317 制造商:Honeywell / Clarostat 功能描述:SST PRESSURE TRANSDUCERS 制造商:Honeywell Sensing and Control 功能描述:SST PRESSURE TRANSDUCERS 制造商:Honeywell Sensing and Control 功能描述:9350317 SST PRESSURE TRANSDUCERS