參數(shù)資料
型號(hào): 935045300602
廠商: NXP SEMICONDUCTORS
元件分類(lèi): 總線收發(fā)器
英文描述: ABT SERIES, OCTAL 1-BIT TRANSCEIVER, TRUE OUTPUT, PDIP24
封裝: 0.300 INCH, PLASTIC, SOT-222-1, DIP-24
文件頁(yè)數(shù): 4/15頁(yè)
文件大?。?/td> 151K
代理商: 935045300602
Philips Semiconductors - PIP - 74ABT657; Octal transceiver with parity generator/checker (3-State)
Product Information
74ABT657; Octal
transceiver with
parity
generator/checker
(3-State)
Information as of 2003-04-22
Stay informed
Download datasheet
topGeneral description
The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high
speed and high output drive.
The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3-State outputs and an 8-bit parity
generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking
capability of 64mA. The Transmit/Receive (T/R) input determines the direction of the data flow through the
bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables
data from B ports to A ports.
The Output Enable (OE) input disables both the A and B ports by placing them in a high impedance condition when
the OE input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems.
The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/R =
High) and an input when receiving from port B to A port (T/R = Low). When transmitting (T/R = High) the parity
select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity
(PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number
of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of
High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of
High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive
mode (T/R = Low) the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low
(even parity) and the number of Highs on port B is:
1. odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.
2. even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74ABT657D.html (1 of 4) [May-08-2003 4:12:30 PM]
Submit Query
相關(guān)PDF資料
PDF描述
935178900112 ABT SERIES, OCTAL 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
935045290602 ABT SERIES, OCTAL 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
935069180112 ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
0643241129 3 mm2, COPPER ALLOY, GOLD FINISH, WIRE TERMINAL
935045730602 F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9350-4R1 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:VARIABLE CAPACITOR
9350524523211N 制造商:ESSEX 功能描述:ESSEX 32V/DC
9350569 制造商:WIKA INSTRUMENTS 功能描述:1/8,1/4 GAUGE
93505A180 制造商:MISC. SPCR/STNDF/HND 功能描述:
93505A43 制造商:FLORIDA MISC. 功能描述: 制造商:Florida Misc. 功能描述: