- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36334 > 935232700557 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935232700557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, SOT-393, QFP-64 |
| 文件頁數(shù)： | 5/75頁 |
| 文件大?。?/td> | 479K |
| 代理商： | 935232700557 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
1998 May 15
13
Philips Semiconductors
Product specication
Enhanced Video Input Processor (EVIP)
SAA7111A
8.11
Power-on reset and CE input
A missing clock, insufficient digital or analog VDDA0 supply
voltages (below 2.7 V) will initiate the reset sequence; all
outputs are forced to 3-state. The indicator output RES is
LOW for approximately 128LLC after the internal reset and
can be applied to reset other circuits of the digital TV
system.
It is possible to force a reset by pulling the chip enable
(CE) to ground. After the rising edge of CE and sufficient
power supply voltage, the outputs LLC, LLC2, CREF,
RTCO, RTS0, RTS1, GPSW and SDA return from 3-state
to active, while HREF, VREF, HS and VS remain in 3-state
and have to be activated via I2C-bus programming
(see Table 5).
8.12
RTCO output
The real time control and status output signal contains
serial information about the actual system clock
(increment of the HPLL), subcarrier frequency [increment
and phase (via reset) of the FSC-PLL] and PAL sequence
bit. The signal can be used for various applications in
external circuits, e.g. in a digital encoder to achieve clean
encoding (see Fig.20).
8.13
The Line-21 text slicer
The text slicer block detects and acquires Line-21 Closed
Captioning data from a 525-line CVBS signal. Extended
data services on Line-21 Field 2 are also supported.
If valid data is detected the two data bytes are stored in two
I2C-bus registers. A parity check is also performed and the
result is stored in the MSB of the corresponding byte.
A third I2C-bus register is provided for data valid and data
ready flags. The two bits F1VAL and F2VAL indicate that
the input signal carries valid Closed Captioning data in the
corresponding fields. The data ready bits F1RDY and
F2RDY have to be evaluated if asynchronous I2C-bus
reading is used.
8.13.1
SUGGESTIONS FOR I2C-BUS INTERFACE OF THE
DISPLAY SOFTWARE READING LINE
-21 DATA
There are two methods by which the software can acquire
the data:
1. Synchronous reading once per frame (or once per
field); It can use either the rising edge (Line-21 Field 1)
or both edges (Line-21 Field 1 or 2) of the ODD signal
(pin RTSO) to initiate an I2C-bus read transfer of the
three registers 1A, 1B and 1C.
2. Asynchronous reading; It can poll either the F1RDY bit
(Line-21 Field 1) or both F1RDY/F2RDY bits (Line-21
Field 1 or 2). After valid data has been read the
corresponding F*RDY bit is set to LOW until new data
has arrived. The polling frequency has to be slightly
higher than the frame or field frequency, respectively.
相關PDF資料 |
PDF描述 |
|---|---|
| 935232710518 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935232710551 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935232710557 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935260017551 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935260017557 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9352370001 | 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜，導線 - 管理 >> 標簽，標記 系列:HT-SCE 標準包裝:250 系列:CM-SCE 標簽類型:標準 標簽尺寸:2.00" x 0.25"（50.8mm x 6.4mm） 顏色:白 材質(zhì):聚烯烴 適用于相關產(chǎn)品:點陣打印機 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9 |
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
發(fā)布緊急采購，3分鐘左右您將得到回復。