- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24800 > 935260154518 (NXP SEMICONDUCTORS) 9 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 PDF資料下載
參數(shù)資料
| 型號： | 935260154518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | 9 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 124K |
| 代理商： | 935260154518 |
Philips Semiconductors
Product specification
FBL22031
9-bit BTL 3.3V latched/registered/pass-thru
Futurebus+ transceiver with 30
termination
2000 Apr 18
5
FUNCTION TABLE
MODE
INPUTS
OUTPUTS
MODE
An
Bn*
OEB0
OEB1
OEA
LCAB
LCBA
SEL0
SEL1
An
Bn
An to Bn thru mode
L
—
H
L
X
H
L
input
H**
An to Bn thru mode
H
—
H
L
X
H
L
input
L
An to Bn transparent latch
L
—
H
L
X
L
input
H**
An to Bn transparent latch
H
—
H
L
X
L
input
L
An to Bn latch and read
l
—
H
L
↑
X
L
input
H**
An to Bn latch and read
h
—
H
L
↑
X
L
input
L
Bn outputs latched and read
(preconditioned latch)
X
—
H
L
X
H
X
L
X
latched
data
An to Bn register
l
—
H
L
↑
X
H
input
H**
An to Bn register
h
—
H
L
↑
X
H
input
L
Bn to An thru mode
—
L
Disable
H
X
H
L
H
input
Bn to An thru mode
—
H
Disable
H
X
H
L
input
—
L
Disable
H
X
L
H
input
Bn to An transparent latch
—
H
Disable
H
X
L
input
Bn to An transparent latch
—
L
Disable
H
X
L
H
input
—
H
Disable
H
X
L
H
L
input
—
l
Disable
H
X
↑
L
H
input
Bn to An latch and read
—
h
Disable
H
X
↑
L
input
Bn to An latch and read
—
l
Disable
H
X
↑
H
input
—
h
Disable
H
X
↑
H
L
input
An outputs latched and read
—
X
H
X
H
L
latched
data
X
(preconditioned latch)
—
X
H
X
H
latched
data
X
Bn to An register
—
l
Disable
H
X
↑
L
H
input
Bn to An register
—
h
Disable
H
X
↑
L
H
L
input
Disable Bn outputs
X
L
X
H**
Disable Bn outputs
X
H
X
H**
Disable An outputs
X
L
X
Z
X
FUNCTION SELECT TABLE
MODE SELECTED
SEL0
SEL1
Thru mode
H
L
Register mode (An to Bn)
X
H
Latch mode (An to Bn)
L
Register mode (Bn to An)
L
H
Latch mode (Bn to An)
L
Latch mode (Bn to An)
H
NOTES:
H
=
High voltage level
L
=
Low voltage level
l
=
Low voltage level one set-up time prior to the Low-to-High
LCXX transition
h
=
High voltage level one set-up time prior to the Low-to-High
LCXX transition
X
=
Don’t care
Z
=
High-impedance (OFF) state
—
=
Input not externally driven
↑
=
Low-to-High transition
H** =
Goes to level of pull-up voltage
Bn* =
Precaution should be taken to ensure B inputs do not float.
If they do, they are equal to Low state.
Disable =
OEB0 is Low or OEB1 is High.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935260154557 | 9 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 935260219122 | SPECIALTY TELECOM CIRCUIT, XMA |
| 935260062118 | SPECIALTY TELECOM CIRCUIT, XMA |
| 935260345112 | ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
| 935260344112 | ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。