參數(shù)資料
型號(hào): 935260344118
廠商: NXP SEMICONDUCTORS
元件分類: 編、解碼器及復(fù)用、解復(fù)用
英文描述: ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56
封裝: 6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56
文件頁數(shù): 10/17頁
文件大?。?/td> 182K
代理商: 935260344118
Philips Semiconductors
Product specification
74ALVT16260
2.5V/3.3V 12-bit to 24-bit multiplexed D-type latches
(3-State)
2
1998 Jan 30
853-2046-18918
FEATURES
ESD protection exceeds 2000V per Mil-Std-883C, Method 3015;
exceeds 200V using machine model
Latch-up protection exceeds 500mA per JEDEC Standard
JESD-17.
Distributed V
CC and GND pin configuration minimizes high-speed
switching noise.
Output capability (–32mA I
OH, 64mA IOL).
Bus hold inputs eliminate the need for external pull-up resistors.
5V I/O compatible
Live insertion/extraction permitted
Power-up 3-State
Power-up Reset
DESCRIPTION
The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used
in applications where two separate data paths must be multiplexed
onto, or demultiplexed from, a single data path. Typical applications
include multiplexing and/or demultiplexing of address and data
information in microprocessor or bus-interface applications. This
device is alto useful in memory-interleaving applications.
Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are
available for address and/or data transfer. The output enable (OE1B,
OE2B, and OEA) inputs control the bus transceiver functions. The
OE1B and OE2B control signals also allow bank control in the A to
B direction.
Address and/or data information can be stored using the internal
storage latches. The latch enable (LE1B, LE2B, LEA1B, and
LEA2B) inputs are used to control data storage. When the latch
enable input is high, the latch is transparent. When the latch enable
input goes low, the data present at the inputs is latched and remains
latched until the latch enable input is returned high.
To ensure the high-impedance state during power-up or
power-down, OE should be tied to VCC through a pull-up resistor;
the minimum value of the resistor is determined by the current
sinking capability of the driver.
The 74ALVT16260 is available in a 56-pin Shrink Small Outline
Package (SSOP) and 56-pin Thin Shrink Small Outline Package
(TSSOP).
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
SYMBOL
PARAMETER
Tamb = 25°C; GND = 0V
2.5V
3.3V
UNIT
tPLH
Propagation delay
C =50 pF
3.5
2.8
ns
tPHL
nAx to nBx
nBx to nAx
CL = 50 pF
3.3
2.6
ns
CIN
Input capacitance
VI = 0 V or VCC
4
pF
COUT
Output capacitance
VI/O = 0 V or 5.0 V
9
pF
ICCZ
Total supply current
Outputs disabled
100
80
A
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic SSOP Type III
–40
°C to +85°C
74ALVT16260 DL
AV16260 DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°C to +85°C
74ALVT16260 DGG
AV16260 DGG
SOT364-1
相關(guān)PDF資料
PDF描述
0722MG DUAL ISOLATED DC/DC CONVERTER
935260371551 SPECIALTY INTERFACE CIRCUIT, PQFP32
935263834118 SPECIALTY INTERFACE CIRCUIT, PQFP32
935263839118 SPECIALTY INTERFACE CIRCUIT, PQFP32
935263840026 SPECIALTY INTERFACE CIRCUIT, UUC40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935261069122 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN