Philips Semiconductors: Product information on 74ALVCH16373, 2.5 V / 3.3 V 16-bit D-type transparent latch (3-State)
Page 1 of 3
file://\\roarer\root\export\projects\bitting1\imaging\BITTING\Avnet\20001221\11032000\PHGL\11032000\74ALVCH16373DGG.html
12/28/00
Go to
Select & Go...
Start
Catalog &
Catalog by Function
Discrete semiconductors
Audio
Clocks and Watches
Data communications
Microcontrollers
Peripherals
Standard analog
Video
Wired communications
Wireless communications
Catalog by System
Automotive
Consumer Multimedia
Communications
PC/PC-peripherals
Cross reference
Models
Packages
Application notes
Selection guides
Other technical documentation
End of Life information
Datahandbook system
Relevant Links
About catalog tree
About search
About this site
Subscribe to eNews
Catalog & Datasheets
Information as of 2000-11-03
74ALVCH16373; 2.5 V / 3.3 V 16-bit D-type transparent latch (3-State)
Description
Features
Datasheet
Products, packages, availability and ordering
Find similar products
Subscribe
To be kept informed on 74ALVCH16373,
subscribe to eNews.
Description
The 74ALVCH16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs
for bus oriented applications. Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down
resistors to hold unused inputs. One latch enable (LE) input and one output enable (OE) are provided per 8-bit section.
The 74ALVCH16373 consists of 2 sections of eight D-type transparent latches with 3-State true outputs. When LE is HIGH,
data at the Dn inputs enter the latches. In this condition the latches are transparent, i.e., a latch output will change each time
its corresponding D-input changes.
When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-
LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH,
the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.
Features
l
Wide supply voltage range of 1.2V to 3.6V
l
Complies with JEDEC standard no. 8-1A
l
CMOS low power consumption
l
MULTIBYTETM flow-through standard pin-out architecture
l
Low inductance multiple V
CC and ground pins for minimum noise and ground bounce