- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄36334 > 935260699557 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP208 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935260699557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, SOT-316, SQFP-208 |
| 文件頁(yè)數(shù)： | 4/148頁(yè) |
| 文件大?。?/td> | 692K |
| 代理商： | 935260699557 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
1998 Apr 09
101
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
The two lists, pixel list and line list, are interlocked in the
64 Dword memory. The pixel list is located at the even
addresses, the line list at the odd addresses. This
organization reduces the number of Dwords to be loaded,
if there are less then 16 overlay windows. For example,
5 overlay windows need 20 Dwords for the coordinates
and 2 Dwords as EOF marker.
7.14.2.2
Driver algorithm
Overlay window coordinates are relative to the video
window and can range between 0, 0 and 2047. Relevant
coordinates are top/left, bottom + 1/right + 1 of the overlay
windows. If an overlay window has its bottom/right
coordinates at the bottom/right of the video window its
relevant coordinates bottom + 1/right + 1 would exceed
the coordinate range and therefore do not have to be
inserted into the lists.
Build lists: build sorted lists of lines and pixels containing
top/left, bottom + 1/right + 1 coordinates of every
overlay window, without having consecutive list entries
with the same coordinate. Every list will have an end of
list entry with all coordinate bits set to zero. This EOL
entry will follow the last entry. If there are 16 overlay
windows and no double coordinates the lists are full and
there is no last entry.
Insert display information: for every relevant coordinate
in both lists and for every overlay window, if the
coordinate in the line/pixel list is in between the
top/bottom or left/right coordinates of the overlay
window then set the display information bit to 1
(‘display’). Otherwise, set the display information bit to 0
(‘no_display’).
7.15
Data Expansion Bus Interface (DEBI)
7.15.1
GENERAL DESCRIPTION
The DEBI performs 16-bit parallel I/O in immediate (direct)
transfer mode and block transfer mode. The immediate
mode is used to transfer a byte, word or Dword to or from
the target device. The block transfer mode offers the
possibility to read or write up to 32 kbytes data blocks.
7.15.2
FEATURES
8-bit and 16-bit slaves supported
External interrupt supported, DMA suspend/resume
function
Byte, word and Dword transfers supported
Slaves with or without handshake ability supported due
to programmable cycle time
Different endian types supported
PCI DMA master transfer in block mode
Optional address increment in block mode.
7.15.3
DEBI PINS
There are 21 DEBI pins. Most of the control signals
represent different functions with respect to the selected
interface mode (Intel/ISA or Motorola/68 kbytes).
Table 92 DEBI pin list
PIN NAME
TYPE
DESCRIPTION
AD15 to AD0
input/output
multiplexed address and data lines
AS_ALE
output
address strobe/address latch enable
UDS_WRN
output
upper data strobe/write not
LDS_RDN
output
lower data strobe/read not
RWN_SBHE
output
read/write not/system byte HIGH enable
DTACK_RDY
input
data acknowledge/ready (should be pulled HIGH if not used)
GPIO3
input/output
(used here as input only)
optional external interrupt input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935243450551 | COLOR SIGNAL ENCODER, PQFP44 |
| 935243450557 | COLOR SIGNAL ENCODER, PQFP44 |
| 935243460551 | COLOR SIGNAL ENCODER, PQFP44 |
| 935243460557 | COLOR SIGNAL ENCODER, PQFP44 |
| 935264425518 | COLOR SIGNAL ENCODER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。