參數(shù)資料
型號: 935261617118
廠商: NXP SEMICONDUCTORS
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 24-BIT DAC, PDSO32
封裝: 7.50 MM, PLASTIC, SO-32
文件頁數(shù): 23/31頁
文件大?。?/td> 199K
代理商: 935261617118
2000 Jan 04
3
Philips Semiconductors
Preliminary specication
Multi-channel lter DAC
UDA1328T
1
FEATURES
1.1
General
2.7 to 3.6 V power supply
5 V tolerant TTL compatible inputs
Selectable control via L3 microcontroller interface or via
static pin control
Multi-channel integrated digital filter plus non-inverting
Digital-to-Analog Converter (DAC)
Supports sample frequencies between 5 and 100 kHz
Digital silence detection (output)
Slave mode only applications
No analog post filtering required for DAC
Easy application.
1.2
Multiple format input interface
I2S-bus, MSB-justified and LSB-justified format
compatible (in L3 mode)
I2S-bus and LSB-justified format compatible
1fs input format data rate.
1.3
Multi-channel DAC
6-channel DAC with power on/off control
Digital logarithmic volume control via L3; volume can be
set for each of the channels individually
Digital de-emphasis for 32, 44.1, 48 and 96 kHz fs via
L3 and, for 32, 44.1 and 48 kHz in static mode
Soft or quick mute via L3
Output signal polarity control via L3 microcontroller
interface.
1.4
Advanced audio conguration
6-channel line output (under L3 volume control)
A stereo differential output (channel 1 and channel 2) for
improved performance
High linearity, wide dynamic range, low distortion.
2
APPLICATIONS
This multi-channel DAC is eminently suitable for DVD like
applications in which 5.1 channel encoded signals are
used.
3
GENERAL DESCRIPTION
The UDA1328 is a single-chip 6-channel DAC employing
bitstream conversion techniques, which can be used either
in L3 microcontroller mode or in static pin mode.
The UDA1328 supports the I2S-bus data format with word
lengths of up to 24 bits, the MSB-justified data format with
word lengths of up to 24 bits and the LSB-justified serial
data format with word lengths of 16, 18, 20 and 24 bits.
All digital sound processing features can be controlled with
the L3 interface e.g. volume control, selecting digital
silence type, output polarity control and mute. Also system
features such as power control, digital silence detection
mode and output polarity control.
Under static pin control, via static pins, the system clock
can be set to either 256fs or 384fs support, digital
de-emphasis can be set, there is digital mute and the
digital input formats can also be set.
4
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
UDA1328T
SO32
plastic small outline package; 32 leads; body width 7.5 mm
SOT287-1
相關(guān)PDF資料
PDF描述
935261617112 SERIAL INPUT LOADING, 24-BIT DAC, PDSO32
935261695118 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
935256880112 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDIP8
935261695112 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
935261770518 1-CH 9-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC