- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24659 > 935262436118 (NXP SEMICONDUCTORS) HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | 935262436118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 計數(shù)器 |
| 英文描述： | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 |
| 封裝： | SOT-403-1, TSSOP-16 |
| 文件頁數(shù)： | 2/13頁 |
| 文件大?。?/td> | 147K |
| 代理商： | 935262436118 |
Philips Semiconductors - PIP - 74HC/HCT160; Presettable synchronous BCD decade counter; asynchronous reset
Product Information
74HC/HCT160;
Presettable
synchronous BCD
decade counter;
asynchronous reset
Information as of 2003-04-22
Stay informed
Download datasheet
Applications
Block diagram
topGeneral description
The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT160 are synchronous presettable decade counters which feature an internal look-ahead carry and can
be used for high-speed counting.
Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter
on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset
takes place regardless of the levels at count enable inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q0 to Q3) to LOW level regardless
of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be
HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled
will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q0. This pulse can be
used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax = (1) / (tP (max) ( CP to TC) + tSU (CEP to CP) )
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC160N.html (1 of 4) [Apr-29-2003 12:09:52 PM]
Submit Query
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933714510653 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 |
| 933669990652 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDIP16 |
| 933714990652 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 |
| 935262437118 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 |
| 935189680118 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。