Philips Semiconductors - PIP - SC26C92; Dual universal asynchronous receiver/transmitter (DUART)
q
Dual full-duplex independent asynchronous receiver/transmitters
q
8 character FIFOs for each receiver and transmitter
q
Programmable data format
r
5 to 8 data bits plus parity
r
Odd, even, no parity or force parity
r
1, 1.5 or 2 stop bits programmable in 1/16-bit increments
q
16-bit programmable Counter/Timer
q
Programmable baud rate for each receiver and transmitter selectable from:
r
27 fixed rates: 50 to 230.4k baud
r
Other baud rates to 230.4k baud at 16X
r
Programmable user-defined rates derived from a programmable counter/timer
r
External 1X or 16X clock
q
Parity, framing, and overrun error detection
q
False start bit detection
q
Line break detection and generation
q
Programmable channel mode
r
Normal (full-duplex)
r
Automatic echo
r
Local loopback
r
Remote loopback
r
Multidrop mode (also called ‘wake-up’ or ‘9-bit’)
q
Multi-function 7-bit input port
r
Can serve as clock, modem, or control inputs
r
Change of state detection on four inputs
r
Inputs have typically >100k pull-up resistors
q
Multi-function 8-bit output port
r
Individual bit set/reset capability
r
Outputs can be programmed to be status/interrupt signals
r
FIFO states for DMA and modem interface
q
Versatile interrupt system
r
Single interrupt output with eight maskable interrupting conditions
r
Output port can be configured to provide a total of up to six separate wire-ORable interrupt
outputs
r
Each FIFO can be programmed for four different interrupt levels
r
Watch dog timer for each receiver
q
Maximum data transfer rates: 1X - 1Mb/sec, 16X - 1Mb/sec
q
Automatic wake-up mode for multidrop applications
q
Start-end break interrupt/status
q
Detects break which originates in the middle of a character
q
On-chip crystal oscillator
q
Power down mode
q
Receiver timeout mode
q
Single +5V power supply
q
Powers up to emulate SCC2692
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/SC26C92C1A.html (2 of 5) [May-08-2003 4:52:57 PM]