參數(shù)資料
型號(hào): 935266674112
廠商: NXP SEMICONDUCTORS
元件分類: 編、解碼器及復(fù)用、解復(fù)用
英文描述: 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO8
封裝: 3.90 MM, PLASTIC, MS-012, SOT-96-1, SO-8
文件頁數(shù): 8/13頁
文件大?。?/td> 105K
代理商: 935266674112
Philips Semiconductors
Product data
PCA9540
2-channel I2C multiplexer
2002 May 13
4
DEVICE ADDRESSING
Following a START condition the bus master must output the
address of the slave it is accessing. The address of the PCA9540 is
shown in Figure 3.
0
SW00713
1
R/W
FIXED
Figure 3. Slave address
The last bit of the slave address defines the operation to be
performed. When set to logic 1, a read is selected while a logic 0
selects a write operation.
CONTROL REGISTER
Following the successful acknowledgement of the slave address,
the bus master will send a byte to the PCA9540 which will be stored
in the Control Register. If multiple bytes are received by the
PCA9540, it will save the last byte received. This register can be
written and read via the I2C bus.
X
B2
B1
B0
CHANNEL SELECTION BITS
X
SW00839
X
(READ/WRITE)
6
5
4
2
1
0
7
3
X
ENABLE BIT
Figure 4. Control register
CONTROL REGISTER DEFINITION
A SCx/SDx downstream pair, or channel, is selected by the contents
of the control register. This register is written after the PCA9540 has
been addressed. The 2 LSBs of the control byte are used to
determine which channel is to be selected. When a channel is
selected, the channel will become active after a stop condition has
been placed on the I2C bus. This ensures that all SCx/SDx lines will
be in a HIGH state when the channel is made active, so that no
false conditions are generated at the time of connection.
Table 1. Control Register; Write — Channel Selection/
Read — Channel Status
D7
D6
D5
D4
D3
B2
B1
B0
COMMAND
X
0
X
No channel selected
X
1
0
Channel 0 enabled
X
1
0
1
Channel 1 enabled
X
1
X
No channel selected
POWER-ON RESET
When power is applied to VDD, an internal Power On Reset holds
the PCA9540 in a reset state until VDD has reached VPOR. At this
point, the reset condition is released and the PCA9540 registers and
I2C state machine are initialized to their default states, all zeroes
causing all the channels to be deselected.
VOLTAGE TRANSLATION
The pass gate transistors of the PCA9540 are constructed such that
the VDD voltage can be used to limit the maximum voltage that will
be passed from one I2C bus to another.
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
Vpass vs. VDD
2.5
3.0
3.5
4.0
4.5
5.0
5.5
Vpass
VDD
MINIMUM
TYPICAL
MAXIMUM
SW00820
2.0
Figure 5. Vpass voltage
Figure 5 shows the voltage characteristics of the pass gate
transistors (note that the graph was generated using the data
specified in the DC Characteristics section of this datasheet). In
order for the PCA9540 to act as a voltage translator, the Vpass
voltage should be equal to, or lower than the lowest bus voltage. For
example, if the main bus was running at 5 V, and the downstream
buses were 3.3 V and 2.7 V, then Vpass should be equal to or below
2.7 V to effectively clamp the downstream bus voltages. Looking at
Figure 5, we see that Vpass (max.) will be at 2.7 V when the
PCA9540 supply voltage is 3.5 V or lower so the PCA9540 supply
voltage could be set to 3.3 V. Pull-up resistors can then be used to
bring the bus voltages to their appropriate levels (see Figure 12).
More Information can be found in Application Note AN262
PCA954X
family of I2C/SMBus multiplexers and switches.
相關(guān)PDF資料
PDF描述
935266675112 32-LINE 75 ohm OTHER TERMINATOR, PDSO56
935266675118 32-LINE 75 ohm OTHER TERMINATOR, PDSO56
935266707112 32-LINE 56 ohm OTHER TERMINATOR, PDSO56
935266707118 32-LINE 56 ohm OTHER TERMINATOR, PDSO56
935266801112 32-LINE 150 ohm OTHER TERMINATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3