- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24823 > 935266680165 (NXP SEMICONDUCTORS) LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935266680165 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 門電路 |
| 英文描述： | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 封裝： | PLASTIC, SOT-353, SC-88A, 5 PIN |
| 文件頁(yè)數(shù)： | 12/19頁(yè) |
| 文件大?。?/td> | 137K |
| 代理商： | 935266680165 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
2003 Mar 03
2
Philips Semiconductors
Product specication
Inverter with open-drain output
74LVC1G06
FEATURES
Wide supply voltage range from 1.65 to 5.5 V
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 to 1.95 V)
– JESD8-5 (2.3 to 2.7 V)
– JESD8B/JESD36 (2.7 to 3.6 V)
±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 to +125 °C.
DESCRIPTION
The 74LVC1G06 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Input can be driven from either 3.3 or 5 V devices. These
features allow the use of these devices in a mixed
3.3 and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant
for slower input rise and fall time.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G06 provides the inverting buffer.
The output of the device is an open drain and can be
connected to other open-drain outputs to implement
active-LOW wired-OR or active-HIGH wired-AND
functions.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. The condition is VI = GND to VCC.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay inputs A to output Y
VCC = 1.8 V; CL = 30 pF; RL =1k
3ns
VCC = 2.5 V; CL = 30 pF; RL = 500
1.9
ns
VCC = 2.7 V; CL = 50 pF; RL = 500
2.5
ns
VCC = 3.3 V; CL = 50 pF; RL = 500
2.3
ns
VCC = 5.0 V; CL = 50 pF; RL = 500
1.7
ns
CI
input capacitance
5
pF
CPD
power dissipation capacitance per buffer
VCC = 3.3 V; notes 1 and 2
6
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935266680118 | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935266680125 | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935272028125 | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 08-65-0804 | Crimp Socket Contact; Wire Size (AWG):30-22; Contact Material:Phosphor Bronze/Brass; Contact Plating:Tin |
| 08-65-0805 | Crimp Socket Contact; Wire Size (AWG):30-22; Contact Material:Phosphor Bronze/Brass RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。