- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24830 > 935269256557 (NXP SEMICONDUCTORS) 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | 935269256557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80 |
| 文件頁數(shù)： | 34/36頁 |
| 文件大小： | 145K |
| 代理商： | 935269256557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁
2000 Nov 17
7
Philips Semiconductors
Preliminary specication
1394 SBP-2 link layer controller
SAA7356HL
Notes
1. Pin type abbreviations: I = Input, O = Output and S = Supply.
2. Used in NEC V851 and 16-bit Intel 8031 microcontroller interface configurations.
3. DMA data to the external buffer manager may be configured for 16 or 8 bits wide. For 16-bit operation pins
DMA_DATA[15:0] are used, and for 8-bit operation, pins DMA_DATA[7:0] are used.
4. For more information see IEEE1394-1995 standard, Annex J.
5. Data is expected on PHY_DATA[0:1] for 100 Mbits/s, PHY_DATA[0:3] for 200 Mbits/s and PHY_DATA[0:7] for
400 Mbits/s.
6. To preserve compatibility to the specified Link-PHY interface of the IEEE1394-1995 standard, Annex J, bit 0 is the
most significant bit.
7. During Power-on reset, this line is sampled to select between IEEE1394-1995 mode (HIGH) and P1394a mode
(LOW). A 22 k
pull-up or pull-down resistor should be connected accordingly. This line acts as the MICRO_WAIT
line when the V851 microcontroller interface mode is selected.
8. Used in NEC V851 and Intel 8031 (8-bit and 16-bit) microcontroller interface configurations.
9. This is the data bus for all microcontroller interface configurations. This forms the lower address bus for the
NEC V851 and Intel 8031 microcontroller configurations.
10. MICRO_SEL [1:0] = ‘00’ selects 8-bit 8031 mode; MICRO_SEL [1:0] = ‘01’ selects H8 mode;
MICRO_SEL [1:0] = ‘10’ selects 16-bit 8031 mode; MICRO_SEL [1:0] = ‘11’ V851 mode.
MICRO_DATA[4]
75
I /O
microcontroller data input/output (bit 4); note 9
MICRO_DATA[5]
76
I /O
microcontroller data input/output (bit 5); note 9
VSS4(C)
77
S
ground 4 for core
VDD4(C)
78
S
supply voltage 4 for core
MICRO_DATA[6]
79
I /O
microcontroller data input/output (bit 6); note 9
MICRO_DATA[7]
80
I /O
microcontroller data input/output (bit 7); note 9
SYMBOL
PIN
TYPE(1)
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935264570557 | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 |
| 0803-7700-02 | Integrated VDSL Filter/Hybrid Solution |
| 935269451118 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 935269451112 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 0803-7700-03 | VDSL / PSTN CO Splitter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。