- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24829 > 935269303112 (NXP SEMICONDUCTORS) LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF資料下載
參數(shù)資料
| 型號： | 935269303112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT-96-1, SO-8 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 134K |
| 代理商： | 935269303112 |
Philips Semiconductors
Product data
PCK2002P
533 MHz PCI-X clock buffer
2002 Dec 13
5
AC CHARACTERISTICS
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
Tamb = -40 to +85 °C
UNIT
SYMBOL
PARAMETER
NOTES
MIN
TYP6
MAX
UNIT
tH
CLK HIGH time
2
6.0
—
ns
tL
CLK LOW time
66 MHz
3
6.0
—
ns
tH
CLK HIGH time
2
2.9
—
ns
tL
CLK LOW time
140 MHz
3
3.0
—
ns
tR
Output rise slew rate
4
1.4
1.7
4.0
V/ns
tF
Output fall slew rate
4
1.5
2.2
4.0
V/ns
tPLH
Buffer LH propagation delay
5
1.8
2.9
3.4
ns
tPHL
Buffer HL propagation delay
5
1.8
2.8
3.4
ns
tSKW
Bus CLK skew
1
—
200
ps
tDDSKW
Device to device skew
1
—
500
ps
NOTES:
1. CLK skew is only valid for equal loading of all outputs.
2. tH is measured at 0.5 VDD as shown in Figure 2.
3. tL is measured at 0.35 VDD as shown in Figure 2.
4. tR and tF are measured as a transition through the threshold region 0.2 VDD to 0.6 VDD and 0.6 VDD to 0.2 VDD.
5. Input edge rate for these tests must be faster than 1 V/ns.
6. All typical values are at VCC = 3.3 V and Tamb = 25 °C.
AC WAVEFORMS
VM = 50% VDD
CL = 25 pF
VOL and VOH are the typical output voltage drop that occur with the
output load.
BUF_IN
INPUT
VM
tPLH
tPHL
BUF_OUT
VM
SW00811
VDD
0.6 VDD
0.2 VDD
TR
0.6 VDD
0.2 VDD
TF
Figure 1. Load circuitry for switching times.
tp
th
tl
0.5 VDD
0.4 VDD
0.35 VDD
SW00812
Figure 2. Buffer Output clock
TEST CIRCUIT
PULSE
GENERATOR
RT
VI
D.U.T.
VO
CL
VDD
140
140
SW00813
VDD
Figure 3. Load circuitry for switching times
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935269303118 | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 935268824165 | LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5 |
| 935272026125 | LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5 |
| 935268824125 | LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5 |
| 935268885112 | PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。