- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24807 > 935271648125 (NXP SEMICONDUCTORS) AHCT/VHCT SERIES, 2-INPUT NAND GATE, PDSO5 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935271648125 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 門電路 |
| 英文描述： | AHCT/VHCT SERIES, 2-INPUT NAND GATE, PDSO5 |
| 封裝： | PLASTIC, SC-74A, 5 PIN |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大?。?/td> | 74K |
| 代理商： | 935271648125 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
2002 May 27
9
Philips Semiconductors
Product specication
2-input NAND gate
74AHC1G00; 74AHCT1G00
AC WAVEFORMS
handbook, halfpage
MNA106
A, B input
Y output
tPHL
tPLH
VM
Fig.5 The inputs (A and B) to output (Y) propagation delays.
FAMILY
VI INPUT
REQUIREMENTS
VM
INPUT
VM
OUTPUT
AHC1G
GND to VCC
50% VCC 50% VCC
AHCT1G
GND to 3.0 V
1.5 V
50% VCC
Fig.6 Load circuitry for switching times.
handbook, halfpage
VCC
VI
VO
MNA101
D.U.T.
CL
RT
PULSE
GENERATOR
Definitions for test circuit:
CL = Load capacitance including jig and probe capacitance (see Chapter “AC characteristics”).
RT = Termination resistance should be equal to the output impedance Z0 of the pulse generator.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935262749125 | AHCT/VHCT SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935271649125 | AHC SERIES, 2-INPUT NAND GATE, PDSO5 |
| 07CR-18S08L | Bus Converter 48V Input / 140W Output |
| 07CR-18S08LG | CONV DC/DC 48V 140W 6:1 1/8BRICK |
| 0RCR-18S08L | DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935271937551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。