- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24828 > 935272022125 (NXP SEMICONDUCTORS) LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935272022125 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 門電路 |
| 英文描述： | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 封裝： | PLASTIC, SOT-753, SC-74A, 5 PIN |
| 文件頁數(shù)： | 12/19頁 |
| 文件大?。?/td> | 147K |
| 代理商： | 935272022125 |
2003 Feb 12
2
Philips Semiconductors
Product specication
Inverter
74LVC1GU04
FEATURES
Wide supply voltage range from 1.65 to 5.5 V
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 to 1.95 V)
– JESD8-5 (2.3 to 2.7 V)
– JESD8B/JESD36 (2.7 to 3.6 V).
±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Input accepts voltages up to 5 V
Multiple package options
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 to +125 °C.
DESCRIPTION
The 74LVC1GU04 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
The input can be driven from either 3.3 or 5 V devices.
This feature allows the use of this device in a mixed
3.3 and 5 V environment.
Schmitt-trigger action at all inputs makes the circuit
tolerant for slower input rise and fall time.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1GU04 provides the inverting single state
unbuffered function.
QUICK REFERENCE DATA
Ground = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. The condition is VI = GND to VCC.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay A to Y
VCC = 1.8 V; CL = 30 pF; RL =1k
1.7
ns
VCC = 2.5 V; CL = 30 pF; RL = 500
1.3
ns
VCC = 2.7 V; CL = 50 pF; RL = 500
1.7
ns
VCC = 3.3 V; CL = 50 pF; RL = 500
1.6
ns
VCC = 5.0 V; CL = 50 pF; RL = 500
1.3
ns
CI
input capacitance
6
pF
CPD
power dissipation capacitance per buffer
VCC = 3.3 V; notes 1 and 2
14.9
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935268596115 | LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935268625518 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 935268625551 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 080207R0 | TELEFON-AKKU |
| 080216R0 | TELEFON-AKKU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935272043518 | 制造商:NXP Semiconductors 功能描述:IC SM |
| 935272240128 | 制造商:NXP Semiconductors 功能描述:IC LED DRIVER BLINKER 16-HVQFN |
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。