參數(shù)資料
型號(hào): 93CS46
廠商: 意法半導(dǎo)體
英文描述: 1K 64 x 16 SERIAL MICROWIRE EEPROM
中文描述: 每1000 64 × 16系列MICROWIRE的EEPROM的
文件頁(yè)數(shù): 7/16頁(yè)
文件大?。?/td> 124K
代理商: 93CS46
Output data changes are triggered by the Low to
High transitionof the Clock(C).The ST93CS46/47
will automatically increment the address and will
clockout the next wordas long as the Chip Select
input (S) is heldHigh. In thiscasethedummy ’0’ bit
is NOT output between words and a continuous
streamof data can be read.
Write Enable and Write Disable
The Write Enableinstruction(WEN) authorizesthe
following Write instructions to be executed, the
Write Disable instruction (WDS) disables the exe-
cution of the following Erase/Write instructions.
When power is first applied, the ST93CS46/47
enters the Disable mode. When the Write Enable
instruction (WEN) is executed, Write instructions
remain enabled until a Write Disable instruction
(WDS) is executed or if the Power-on reset circuit
becomes active due to a reduced V
CC
. To protect
the memory contentsfrom accidentalcorruption,it
is advisable to issue the WDS instruction after
everywrite cycle.
The READ instruction is not affected by the WEN
or WDSinstructions.
Write
The Write instruction (WRITE) is followed by the
address and the word to be written. The Write
Enable signal (W) must be held high during the
WRITE instruction.Data inputD is sampled on the
Low to High transition of the clock. After the last
data bit has been sampled, Chip Select (S) must
be brought Low before the next rising edge of the
clock(C), inorder to startthe self-timed program-
mingcycle,providing thattheaddressisNOTinthe
protected area. If the ST93CS46/47 is still per-
forming the programmingcycle,theBusy signal (Q
= 0) will be returnedif the Chip Select input (S) is
driven high, and the ST93CS46/47will ignore any
dataonthebus.Whenthewritecycle iscompleted,
the Ready signal (Q = 1) will indicate (if S is driven
high) that the ST93CS46/47 is ready to receive a
new instruction.
Page Write
APage Write instruction(PAWRITE) containsthe
firstaddress to be writtenfollowed by up to 4data
words. The Write Enable signal (W) must be held
High duringtheWriteinstruction.Inputaddressand
data are read on the Low to High transition of the
clock. After the receipt of each data word, bits
A1-A0 of the internal address register are incre-
mented, the high order bits A5-A2 remaining un-
changed. Users must take care by software to
ensure that the last word address has the same
four upperorderaddress bits as the initial address
transmitted to avoid address roll-over.
After theLSBof the last data word, ChipSelect (S)
must be broughtLowbeforethenext risingedge of
the Clock (C). The falling edge of Chip Select (S)
initiates the internal, self-timed write cycle. The
Page Write operation will not be performed if any
of the 4 words is addressingthe protectedarea. If
the ST93CS46/47is still performing the program-
ming cycle, the Busysignal (Q = 0) will be returned
if the Chip Select input (S) is driven high, and the
ST93CS46/47 will ignore any data on the bus.
When the write cycle is completed, the Ready
signal (Q = 1) will indicate (if S is driven high) that
the ST93CS46/47isready toreceiveanewinstruc-
tion.
Write All
The WriteAll instruction(WRALL) isvalidonlyafter
the ProtectRegisterhas beenclearedbyexecuting
a PRCLEAR (Protect Register Clear) instruction.
The Write All instructionsimultaneouslywrites the
whole memory with the same data word included
in theinstruction.TheWriteEnablesignal(W)must
be held High before and during the Write instruc-
tion. Input address and data are read on the Low
to Hightransitionoftheclock. IftheST93CS46/47
is stillperformingtheprogramming cycle,the Busy
signal (Q = 0) will be returned if the Chip Select
input (S) is driven high, and theST93CS46/47 will
ignore any data on the bus. When the write cycle
is completed,the Readysignal (Q = 1)will indicate
(if Sis driven high) that theST93CS46/47is ready
to receivea new instruction.
MEMORYWRITEPROTECTION ANDPROTECT
REGISTER
The ST93CS46/47 offers a Protect Register con-
taining the bottom address of the memory area
which has to be protected against write instruc-
tions. In addition to this Protect Register, two flag
bitsareusedtoindicatetheProtectRegisterstatus:
the Protect Flag enabling/disablingthe protection
of theProtectRegisterandtheOTPbitwhich, when
set, disables access to the Protect Register and
thus preventsany further modificationsof this Pro-
tect Register value. The content of the Protect
Register is defined when using the PRWRITE in-
struction,it maybe read when using the PRREAD
instruction. A specific instruction PREN (Protect
Register Enable) allows the user to execute the
protect instructions PRCLEAR, PRWRITE and
PRDS; this PREN instruction beingused together
with the signals applied on the input pins PRE
(Protect Register Enable pin) and W (Write En-
able).
7/16
ST93CS46, ST93CS47
相關(guān)PDF資料
PDF描述
93L00 4-Bit Universal Shift Register
93L00DMQB 4-Bit Universal Shift Register
93L00FMQB 4-Bit Universal Shift Register
93L08DC 4-Bit D-Type Latch
93L08DMQB Dual 4-Bit Latch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
93CW40DFG-7K49(CJZ 制造商:Toshiba America Electronic Components 功能描述:LCD UNIT MROM - Bulk
93CW40DFG-7K50(CJZ 制造商:Toshiba America Electronic Components 功能描述:3 SWITCH UNIT MROM - Bulk
93D1D-B16-B17 功能描述:電位計(jì) 5/8" 25K 20% Square Single Turn RoHS:否 制造商:Bourns 產(chǎn)品:Musical Syst Potentiometer 安裝風(fēng)格:Panel 錐度:Audio, Linear 轉(zhuǎn)數(shù): 電阻:500 kOhms 元件類型:Carbon 軸類型:Round / Plain 端接類型:Solder Lug 電壓額定值:200 V 功率額定值:0.2 W 容差:20 %
93D1D-B28-H20 功能描述:電位計(jì) 5/8" 100K 5% Square Single Turn RoHS:否 制造商:Bourns 產(chǎn)品:Musical Syst Potentiometer 安裝風(fēng)格:Panel 錐度:Audio, Linear 轉(zhuǎn)數(shù): 電阻:500 kOhms 元件類型:Carbon 軸類型:Round / Plain 端接類型:Solder Lug 電壓額定值:200 V 功率額定值:0.2 W 容差:20 %
93D1D-W32-A11 功能描述:電位計(jì) 5/8" 2K 10% Square Single Turn RoHS:否 制造商:Bourns 產(chǎn)品:Musical Syst Potentiometer 安裝風(fēng)格:Panel 錐度:Audio, Linear 轉(zhuǎn)數(shù): 電阻:500 kOhms 元件類型:Carbon 軸類型:Round / Plain 端接類型:Solder Lug 電壓額定值:200 V 功率額定值:0.2 W 容差:20 %