- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25516 > 954101YFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 954101YFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, 0.025 INCH PITCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁數(shù)： | 14/17頁 |
| 文件大?。?/td> | 195K |
| 代理商： | 954101YFLFT |
6
Integrated
Circuit
Systems, Inc.
ICS954101
0815G—12/02/08
Absolute Max
Symbol
Parameter
Min
Max
Units
VDD_A
3.3V Core Supply Voltage
VDD + 0.5V
V
VDD_In
3.3V Logic Input Supply Voltage
GND - 0.5
VDD + 0.5V
V
Ts
Storage Temperature
-65
150
°C
Tambient
Ambient Operating Temp
0
70
°C
Tcase
Case Temperature
115
°C
ESD prot
Input ESD protection
human body model
2000
V
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Input High Voltage
VIH
3.3 V +/-5%
2
VDD + 0.3
V
Input Low Voltage
VIL
3.3 V +/-5%
VSS - 0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
uA
IIL1
VIN = 0 V; Inputs with no pull-
up resistors
-5
uA
IIL2
VIN = 0 V; Inputs with pull-up
resistors
-200
uA
Low Threshold Input High
Voltage
VIH_FS
3.3 V +/-5%
0.7
VDD + 0.3
V
Low Threshold Input Low
Voltage
VIL_FS
3.3 V +/-5%
VSS - 0.3
0.35
V
Operating Supply Current
IDD3.3OP
3.3 V +/-5%, Full Load
350
500
mA
all diff pairs driven
70
mA
all differential pairs tri-stated
12
mA
Input Frequency
3
Fi
VDD = 3.3 V
14.31818
MHz
3
Pin Inductance
1
Lpin
7nH
1
CIN
Logic Inputs
5
pF
1
COUT
Output pin capacitance
6
pF
1
CINX
X1 & X2 pins
5
pF
1
Clk Stabilization
1,2
TSTAB
From VDD Power-Up or de-
assertion of PD# to 1st clock
1.8
ms
1,2
Modulation Frequency
Triangular Modulation
30
33
kHz
1
Tdrive_PD#
CPU output enable after
PD# de-assertion
300
us
1
Tfall_Pd#
PD# fall time of
5
ns
1
Trise_Pd#
PD# rise time of
5
ns
2
SMBus Voltage
VDD
2.7
5.5
V
1
Low-level Output Voltage
VOLSMBUS
@ IPULLUP
0.4
V
1
Current sinking at VOL = 0.4 V
IPULLUP
4mA
1
SCLK/SDATA
Clock/Data Rise Time
TRI2C
(Max VIL - 0.15) to (Min VIH + 0.15)
1000
ns
1
SCLK/SDATA
Clock/Data Fall Time
TFI2C
(Min VIH + 0.15) to (Max VIL - 0.15)
300
ns
1
1Guaranteed by design and characterization, not 100% tested in production.
2See timing diagrams for timing requirements.
3 Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm accuracy on PLL outputs.
Input Low Current
Powerdown Current
IDD3.3PD
Input Capacitance
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 954101YGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954119DFLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954119DFLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954201BG | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954201BGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 954103-000 | 制造商:TE Connectivity 功能描述:Conn Triaxial 制造商:TE Connectivity 功能描述:D-621-0038CS1271 - Bulk |
| 9541030000 | 制造商:Weidmuller 功能描述:NEXT 30/30/20 3GP PAINTED -EA - Bulk |
| 954-103-5006 | 制造商:Amphenol Corporation 功能描述:SC CONNECTOR, CERAMIC FERRULE, 126UM ANGLE - Bulk 制造商:Amphenol RF 功能描述:Conn SC Adapter Single Mode F/F ST Panel Mount |
| 954103EF | 制造商:Integrated Device Technology Inc 功能描述:954103EF - Rail/Tube |
| 954103EFLN | 制造商:Integrated Device Technology Inc 功能描述:954103EFLN - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。