參數(shù)資料
型號: 97SD3232RPQI
廠商: MAXWELL TECHNOLOGIES
元件分類: DRAM
英文描述: 32M X 32 SYNCHRONOUS DRAM, 6 ns, PQFP132
封裝: QFP-132
文件頁數(shù): 28/39頁
文件大?。?/td> 764K
代理商: 97SD3232RPQI
97SD3232
M
em
o
ry
34
All data sheets are subject to change without notice
2005 Maxwell Technologies
All rights reserved.
1 Gb (8-Meg X 32-Bit X 4-Banks) SDRAM
02.04.05 Rev 3
Mode register set to Bank-active interval: The interval between setting the mode register and executing a
bank-active command must be no less than I
RSA.
DQM Control
The DQM mask the bytes of the DQ data. The timing of DQM is different during reading and writing.
Reading: When data is read, the output buffer can be controlled by DQM. By setting DQM to Low, the output
buffer becomes Low-Z, enabling data output. By setting DQM to High, the output buffer becomes High-Z and
the corresponding data is not output. However, internal reading operations continue. The latency of DQM
during reading is 2 clocks.
Writing: Input data can be masked by DQM. By setting DQM to Low, data can be written. In addition, when
DQM is set to High, the corresponding data is not written, and previous data is held. The latency of DQM
during writing is 0 clock.
Reading
相關(guān)PDF資料
PDF描述
97SD3240RPME 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132
97SD3240RPMI 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132
97SD3240RPMH 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132
97SD3240RPMK 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132
97SD3248RPME 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
97SD3240 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks
97SD3240_06 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks
97SD3240RPQE 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks
97SD3240RPQH 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks
97SD3240RPQI 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks