![](http://datasheet.mmic.net.cn/230000/9S12H128_datasheet_15574440/9S12H128_6.png)
16-bit Microcontroller HCS12H Family, Rev. 11.1
6
Freescale Semiconductor
PRELIMINARY
Block Diagram
Block Diagram
Figure 1. MC9S12H-Family Block Diagram
EXTAL
XTAL
RESET
BKGD
XIRQ
IRQ
ECLK
MODA
Periodic Interrupt
COP Watchdog
Clock Monitor
Breakpoints
PLL
XFC
PA4
PA5
PA3
PA2
PA1
PA0
PA7
PA6
TEST
PB4
PB0
PB1
PB7
PB6
FP5
FP4
FP2
FP1
FP7
FP6
PE4
PE5
PE6
PE0
PE1
IOC2
IOC3
IOC6
IOC7
IOC0
IOC1
IOC4
IOC5
RXD0
TXD0
RXD1
TXD1
MISO
MOSI
SCK
SS
PS4
PS5
PS6
PS7
PS0
PS1
PS2
PS3
Pulse
Width
Modulator
PW2
PW3
PW4
PW5
PW0
PW1
PP3
PP4
PP5
PP0
PP1
PP2
PK3
PK7
PK0
PK1
PK2
SPI
RXCAN0
TXCAN0
RXCAN1
TXCAN1
PM2
PM3
PM4
PM5
Pin
KWH2
KWH3
KWH4
KWH5
KWH6
KWH7
KWH0
KWH1
D
D
P
P
D
P
P
D
P
D
P
D
P
D
Interrupt
Logic
FP12
FP13
FP11
FP10
FP9
FP8
FP15
BP0
BP1
BP2
BP3
FP23
PL4
PL2
PL1
PL0
D
P
FP19
FP18
FP17
FP16
PE7
PE3
P
D
PE2
FP22
FP21
FP20
VLCD
VLCD
M0C0M
M0C0P
M0C1M
M0C1P
M1C0M
M1C0P
M1C1M
M1C1P
PU0
PU1
PU2
PU3
PU4
PU5
PU6
PU7
P
D
PWM0
MOTOR0
LCD
Driver
SCI0
CAN0
MODB
VDDPLL
VSSPLL
CPU12
Clock and
Reset
Generation
Module
P
D
PB3
PB2
PIX0
PIX1
PIX2
PIX3
ADDR0
ADDR1
ADDR2
ADDR3
ADDR4
ADDR5
ADDR6
ADDR7
ADDR8
ADDR9
ADDR10
ADDR11
ADDR12
ADDR13
ADDR14
ADDR15
FP24
FP25
FP26
FP27
AN02
AN03
AN04
AN05
AN06
AN07
AN08
AN09
AN00
AN01
PAD03
PAD04
PAD05
PAD06
PAD07
PAD08
PAD09
PAD10
PAD00
PAD01
PAD02
VRH
VRL
AN10
AN11
AN12
AN13
AN14
AN15
PAD11
PAD12
PAD13
PAD14
PAD15
VDDA
VSSA
Analog to
Digital
Converter
P
VRH
VRL
VDDA
VSSA
KWJ2
KWJ3
KWJ0
KWJ1
128K, 256K Bytes Flash or ROM
2K, 4K Bytes EEPROM
6K, 12K Bytes RAM
M
P
DATA15
MOTOR0 and MOTOR1 Supply
VDDM1
VSSM1
DATA14
DATA13
DATA12
DATA11
DATA10
DATA9
DATA8
DATA7
DATA6
DATA5
DATA4
DATA2
DATA1
DATA7
DATA6
DATA5
DATA4
DATA3
DATA2
DATA1
DATA0
Multiplexed
Wide
Bus
Multiplexed
Narrow
Bus
ECS/ROMCTL
XADDR14
XADDR15
XADDR16
XADDR17
NOACC/XCLKS
LSTRB/TAGLO
R/W
VDDR
VDD1
VSS1,2
Voltage Regulator
Input Capture and
Output Compare
Timer
SDA
SCL
PM0
PM1
IIC
VDDX1,2
VSSX1,2
VSSPLL
PLL 2.5V
I/O Driver 5V
A/D Converter 5V &
Voltage Regulator
Reference
VDDPLL
VDD1
VSS1,2
Internal Logic 2.5V
VDDA
VSSA
VDDR
Vreg Input 5V
Supply pins
PL7
PL6
PL5
FP31
FP30
FP29
System
Integration
Module
Single-Wire Background
Debug Module
SCI1
CAN1
PWM1
PWM2
MOTOR1
PWM3
M2C0M
M2C0P
M2C1M
M0C1P
M3C0M
M3C0P
M3C1M
M3C1P
PV0
PV1
PV2
PV3
PV4
PV5
PV6
PV7
P
D
PWM4
MOTOR2
MOTOR2 and MOTOR3 Supply
VDDM2
VSSM2
PWM5
PWM6
MOTOR3
PWM7
M4C0M
M4C0P
M4C1M
M4C1P
M5C0M
M5C0P
M5C1M
M5C1P
PW0
PW1
PW2
PW3
PW4
PW5
PW6
PW7
P
D
PWM8
MOTOR4
MOTOR4 and MOTOR5 Supply
VDDM3
VSSM2
PWM9
PWM10
MOTOR5
PWM11
Pins
BOLD
are not avail-
able in the 112 QFP
shown
in