![](http://datasheet.mmic.net.cn/130000/SA0805T-125NS-B_datasheet_4948611/SA0805T-125NS-B_1.png)
! Economical cost, prompt delivery!
! Wide varieties of values
! Choice of 5 or 10 equally spaced taps
! TTL and DTL compatible
! Operating temperature: 0°C to 70°C
! Excellent for applications requiring high
delay stability, fast rise times and no jitter,
such as memory boards, disk drives, and
signal processing
FEATURES
ACTIVE (DIGITAL) DELAY LINES
! Non-standard delay times or tolerances
! Non-symmetrical tap delays
! Dynamic RAM timing delay
! Fast logic TTL available
! Faster rise times
! ECL, H-CMOS, and low power designs
available
! Option T - Measurement at both leading
and trailing edges
! Option ER - Ceramic IC’s screened to MIL-
STD-883, -55 to +125°C per MIL-D-83532
! Option 39 - -40-+85°C op. temp.
OPTIONS
Wide selection of sizes!
RCD’s digital delay lines have been designed to provide precise tap
delays with all the necessary drive and pick-off circuitry. All inputs and
outputs are schottky-type and require no additional components to achieve
specified delays.
Encapsulated/molded construction ensures full com-
pliance to all applicable requirements of MIL-D-23859. Units are 100%
inspected for solder joint integrity and electrical conformance.
A0805 SERIES 5-TAP 8-PIN DIP
SA0805 SERIES 5-TAP 8-PIN SIP
A1405 SERIES 5-TAP 8-PIN DIP
A1410 SERIES 10-TAP 14-PIN DIP
ELECTRICAL CHARACTERISTICS
TEST CONDITIONS @25°C
1) Delay measured at 1.5V on leading edge only with no loads on output.
2) Rise time measured from 0.75V to 2.4V.
3) Delay will inversely vary approximately 4% for every 5% change in supply voltage.
4) Supply voltage (VCC) = 5.0±.25VDC
5) Input test pulse: 3.2V, 2nS rise time, width>40% of total delay, pulse period to be a
minimum of 3x the pulse width.
* Consult factory for availability.
FA specifications subject to change without notice
RCD Components Inc., 520 E. Industrial Park Dr., Manchester, NH, USA 03109
Tel: (603) 669-0054 Fax:(603) 669-5455 E-mail: sales@rcdcomponents.com www.rcdcomponents.com
RESISTORS
"
""
"
"CAPS &COILS "
""
"
"DELAYLINES
P/N DESIGNATION:
RCD Type
Options: (leave blank if standard)
ER, T, 39, or as assigned by RCD
Total Delay
Packaging: B=bulk (standard)
A1405
- 100nS - B
TYPE A0805 (Available
20nS to 500nS)
←
→
.500 [12.7]
Max.
↑
↓
.400
[10.2]
Max.
.300
[7.62]
← →
.300
[7.62]
↑
↓
VCC
G
IN
1
8
4
5
Outputs
7 2 6 3
R
→ ←
.018
[.457]
Typ.
.100
[2.54]
Typ.
→
←
→
←
→
←
→
←
→
←
.250
[6.35]
Max.
↑
↓
TYPE SA0805 (Available 20nS to 250nS)
.340
[8.64]
Max.
.150
[3.81]
Typ.
←.810 [20.6] Max.→
→ ←
.100
[2.54]
Typ.
→
←
→
←
→
←
→
←
→
←
.020
[.51]
.018
[.457]
Typ.
.010
[.254]
VCC
G
IN
2
1
8
7
R
Outputs
3 4 5 6
→
←
.180
[4.57]
Max.
→ ←
7
TYPE A1410
(Available 50nS to 1000nS)
→ ←
.300
[7.62]
Max.
.150
[3.81]
Typ.
.020±.003
[.5±.076]
↑
↓
.100
[2.54]
→
←
→
←
→
←
→
←
→
←
←.800 [20.3] Max.→
↑
↓
↑
↓
.300±.010
[7.62±.254]
↑
↓
.400 [10.2]
Max.
←.800 [20.3] Max.→
.050 [1.27]
R
IN
1
14
8 OUT
G
VCC
13 3 12 4 11 5 10 6 9
←
→
TYPE A1405A
Auto Insertable Molded
(20nS to 1000nS)--
also avail. in .165” profile
←.785 [19.9] Max.→
.25
[6.35]
↓
↑
.600±.010
[12.7±.254]
←
→
TYPE A1405
- Economy
(20nS to 1000nS)
12 4 10 6
8 OUT
R
IN
1
14
7
G
VCC
.300±.01
[7.62±.254]
←
→
.280
[7.11]
.120
[3.05]
Min.
.280
[7.11]
Max.
↓
↑
↓
↑
→ ←
.018
[.457]
Typ.
.100
[2.54]
Typ.
→
←
→
←
→
←
→
←
→
←
←.800 [20.3] Max.→
.600±.010
[12.7±.254]
←
→
→ ← →
← →
.100
[2.54]
.300
[7.62]
↓
↑
↓
.300±.010
[7.62±.254]
.050 [1.27]
Typ.
↑
↓
.400
[10.2]
.010
[.254]
↓
↑
l
a
t
o
T
y
a
l
e
D
p
a
T
r
e
P
y
a
l
e
D
)
c
e
S
n
(
5
0
8
0
A
0
8
0
A
S
5
0
4
1
A
0
1
4
1
A
0
2
5
2
0
3
0
4
0
5
4
5
6
8
0
1
*
5
0
6
5
7
0
1
5
2
1
0
5
1
2
1
5
1
0
2
5
2
0
3
6
5
.
7
0
1
5
.
2
1
5
1
5
7
1
0
2
0
5
2
0
3
0
5
3
5
3
0
4
0
5
0
6
0
7
5
.
7
1
0
2
5
2
0
3
5
3
0
4
0
5
4
0
5
0
5
7
0
1
0
8
0
9
0
1
0
5
1
0
2
0
4
5
4
0
5
7
0
1
e
c
n
a
r
e
l
o
T
y
a
l
e
D
l
a
t
o
T)
r
e
t
a
e
r
g
s
i
r
e
v
e
h
c
i
h
w
(
S
n
2
r
o
%
5
±
e
c
n
a
r
e
l
o
T
y
a
l
e
D
p
a
T)
r
e
t
a
e
r
g
s
i
r
e
v
e
h
c
i
h
w
(
S
n
2
r
o
%
5
±
e
c
n
a
t
s
i
s
e
R
n
o
i
t
a
l
u
s
n
I0
0
1M
.
n
i
m
h
t
g
n
e
r
t
S
c
i
r
t
c
e
l
e
i
DC
D
V
0
1
e
m
i
T
e
s
i
R.
x
a
m
S
n
4