參數資料
型號: A1203LUA-T
廠商: Allegro Microsystems Inc
文件頁數: 11/14頁
文件大?。?/td> 356K
描述: IC SW CONTINUOUS TIME BIPO 3-SIP
產品培訓模塊: Current Sensor
標準包裝: 4,000
傳感范圍: 95G 跳閘,-95G 釋放
類型: 雙極卡鎖
電源電壓: 3.8 V ~ 24 V
電流 - 電源: 7.5mA
電流 - 輸出(最大): 25mA
輸出類型: 數字式,開漏極
特點: 穩(wěn)壓電壓
工作溫度: -40°C ~ 150°C
封裝/外殼: 3-SIP
供應商設備封裝: 3-SIP
包裝: 散裝
產品目錄頁面: 1139 (CN2011-ZH PDF)
其它名稱: 620-1012
Continuous-Time Bipolar Switch Family
A1202
and A1203
11
Allegro MicroSystems, LLC
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com
Power Derating
Power Derating
The device must be operated below the maximum junction
temperature of the device, T
J(max)
. Under certain combinations of
peak conditions, reliable operation may require derating sup-
plied power or improving the heat dissipation properties of the
application. This section presents a procedure for correlating
factors affecting operating T
J
. (Thermal data is also available on
the Allegro MicroSystems Web site.)
The Package Thermal Resistance, R
qJA
, is a figure of merit sum-
marizing the ability of the application and the device to dissipate
heat from the junction (die), through all paths to the ambient air.
Its primary component is the Effective Thermal Conductivity,
K, of the printed circuit board, including adjacent devices and
traces. Radiation from the die through the device case, R
qJC
, is
relatively small component of R
qJA
. Ambient air temperature,
T
A
, and air motion are significant external factors, damped by
overmolding.
The effect of varying power levels (Power Dissipation, P
D
), can
be estimated. The following formulas represent the fundamental
relationships used to estimate T
J
, at P
D
.
  P
D
= V
IN
 
?/DIV>
 I
IN
(1)
    DT = P
D
 
?/DIV>
 R
qJA
  (2)
    T
J
 = T
A
 + 擳     (3)
For example, given common conditions such as: T
A
= 25癈,
V
CC
= 12 V, I
CC
= 4 mA, and R
qJA
 = 140 癈/W, then:
    P
D
= V
CC
 
?/DIV>
 I
CC
= 12 V
?/DIV>
 4 mA = 48 mW
   DT = P
D
 
?/DIV>
 R
qJA
 = 48 mW
?/DIV>
 140 癈/W = 7癈
    T
J
 = T
A
 + DT = 25癈 + 7癈 = 32癈
A worst-case estimate, P
D(max)
, represents the maximum allow-
able power level (V
CC(max)
, I
CC(max)
), without exceeding T
J(max)
,
at a selected R
qJA
 and T
A
.
Example: Reliability for V
CC
 at T
A
=
 
150癈, package UA, using
minimum-K PCB.
Observe the worst-case ratings for the device, specifically:
R
qJA
=
 
165癈/W, T
J(max)
=
 
165癈, V
CC(max)
=
 
24 V, and
I
CC(max)
=
 
7.5
 
mA.
Calculate the maximum allowable power level, P
D(max)
. First,
invert equation 3:
  DT
max
 = T
J(max)
  T
A
 = 165
 
 

 
150
 
癈 = 15
 
This provides the allowable increase to T
J
 resulting from internal
power dissipation. Then, invert equation 2:
  P
D(max)
= DT
max
 ?R
qJA
= 15癈 ?165 癈/W = 91 mW
Finally, invert equation 1 with respect to voltage:
  V
CC(est)
 = P
D(max)
? I
CC(max)
 = 91 mW ?7.5 mA = 12.1 V
The result indicates that, at T
A
, the application and device can
dissipate adequate amounts of heat at voltages dV
CC(est)
.
Compare V
CC(est)
 to V
CC(max)
. If V
CC(est)
 d V
CC(max)
, then reli-
able operation between V
CC(est)
 and V
CC(max)
 requires enhanced
R
qJA
. If V
CC(est)
 e V
CC(max)
, then operation between V
CC(est)
 and
V
CC(max)
 is reliable under these conditions.
相關PDF資料
PDF描述
A1205EUA-T IC SWITCH HALL EFFECT GP 3-SIP
A1211LUA-T IC LATCH HALL EFFECT 3-SIP
A1220LUA-T IC HALL EFFECT LATCH 3V 3-SIP
A1242LUA-I2-T IC LATCH HALL EFFECT 3-SIP
A1244LUA-I2-T IC HALL EFFECT LATCH SIP-3
相關代理商/技術參數
參數描述
A1203T-1W 制造商:RSG 制造商全稱:RSG 功能描述:FIXED INPUT ISOLATED & UNREGULATED 1W DUAL OUTPUT UTRALMINIATURE SMD PACKAGE
A1203XD-1W25 制造商:MICRODC 制造商全稱:MICRODC 功能描述:Isolated 1.25W Dual Output DC-DC Converters
A1203XMD-1W 制造商:MICRODC 制造商全稱:MICRODC 功能描述:1KV ISOLATED 1W UNREGULATED DUAL OUTPUT DIP8 DC∕DC Converter
A1204 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:Continuous-Time Bipolar Switch Family
A1204 10HDG 制造商:Thomas & Betts 功能描述:CHANNEL