參數(shù)資料
型號： A1240A-PG132C
廠商： Microsemi SoC
文件頁數(shù)： 20/54頁
文件大?。?/td> 0K
描述： IC FPGA 4K GATES 132-CPGA COM
標準包裝： 21
系列： ACT™ 2
LAB/CLB數(shù)： 684
輸入/輸出數(shù)： 104
門數(shù)： 4000
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 通孔
工作溫度： 0°C ~ 70°C
封裝/外殼： 132-BCPGA
供應商設備封裝： 132-CPGA（34.54x34.54）
ACT 2 Family FPGAs
R e visio n 8
2 - 21
Pin Descriptions
CLKA
Clock A (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
CLKB
Clock B (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
DCLK
Diagnostic Clock (Input)
TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is
High. This pin functions as an I/O when the MODE pin is Low.
GND
Ground
Low supply voltage.
I/O
Input/Output (Input, Output)
The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are
compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low
by the ALS software.
MODE
Mode (Input)
The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is
High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide
Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the
MODE pin can be pulled High when required.
NC
No Connection
This pin is not connected to circuitry within the device.
PRA
Probe A (Output)
The Probe A pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic
output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
PRB
Probe B (Output)
The Probe B pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic
output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
SDI
Serial Data Input (Input)
Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High.
This pin functions as an I/O when the MODE pin is Low.
SDO
Serial Data Output (Output)
Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as
an I/O when the MODE pin is Low.
VCC
5.0 V Supply Voltage
High supply voltage.
相關PDF資料
PDF描述
EP20K300EFC672-2N IC APEX 20KE FPGA 300K 672-FBGA
EP20K300EFC672-2 IC APEX 20KE FPGA 300K 672-FBGA
APA750-FGG676 IC FPGA PROASIC+ 750K 676-FBGA
APA750-FG676 IC FPGA PROASIC+ 750K 676-FBGA
EP4CE115F29I8L IC CYCLONE IV FPGA 115K 780-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
A1240A-PG132M 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 Family 4K Gates 684 Cells 90MHz 1.0um Technology 5V 132-Pin CPGA
A1240A-PG160B 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1240A-PG160C 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1240A-PG160I 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1240A-PG160M 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*