ACT 2 Timing Model1 Notes: 1. Values shown for A1240A-2 at worst-" />
參數(shù)資料
型號(hào): A1280A-CQ172C
廠商: Microsemi SoC
文件頁(yè)數(shù): 5/54頁(yè)
文件大小: 0K
描述: IC FPGA 8K GATES 172-CQFP COM
標(biāo)準(zhǔn)包裝: 1
系列: ACT™ 2
LAB/CLB數(shù): 1232
輸入/輸出數(shù): 140
門數(shù): 8000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 172-CQFP,帶拉桿
供應(yīng)商設(shè)備封裝: 172-CQFP(63.37x63.37)
ACT 2 Family FPGAs
R e visio n 8
2 -7
ACT 2 Timing Model1
Notes:
1. Values shown for A1240A-2 at worst-case commercial conditions.
2. Input module predicted routing delay
Figure 2-1
Timing Model
Output Delays
Internal Delays
Input Delays
tINH = 2.0 ns
tINSU= 4.0 ns
I/O Module
D
Q
tINGL= 4.7 ns
tINYL= 2.6 ns tIRD2= 4.8 ns(2)
Combinatorial
Logic Module
tPD= 3.8 ns
Sequential
Logic Module
I/O Module
tRD1 = 1.4 ns
tDLH = 8.0 ns
I/O Module
ARRAY
CLOCKS
FMAX= 100 MHz
Combin-
atorial
Logic
Included
in t
SUD
D
Q
D
Q
tOUTH = 0.0 ns
tOUTSU= 0.4 ns
tGLH = 9.0 ns
tDLH = 8.0 ns
tENHZ = 7.1 ns
tRD1= 1.4 ns
tCO= 3.8 ns
tSUD= 0.4 ns
tHD= 0.0 ns
tRD4 = 3.1 ns
tRD8 = 4.7 ns
Predicted
Routing
Delays
tCKH= 11.8 ns
G
FO = 256
tRD2 = 1.7 ns
相關(guān)PDF資料
PDF描述
EP2AGX125DF25C5N IC ARRIA II GX FPGA 125K 572FBGA
AMM08DRES CONN EDGECARD 16POS .156 EYELET
HSC49DRYS-S93 CONN EDGECARD 98POS DIP .100 SLD
GMC65DRXN-S734 CONN EDGECARD 130PS DIP .100 SLD
GMC65DRXH-S734 CONN EDGECARD 130PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1280A-CQ172E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1280A-CQ172M 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 Family 8K Gates 1232 Cells 75MHz 1.0um (CMOS) Technology 5V 172-Pin CQFP 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 2 8K GATES 1232 CELLS 75MHZ 1.0UM 5V 172CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 8K GATES 172-CQFP MIL
A1280A-CQ176B 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-CQ176C 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-CQ176I 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs