ACT 2 Timing Model1 Notes: 1. Values shown for A1240A-2 at worst-" />
參數(shù)資料
型號(hào): A1280A-PL84C
廠商: Microsemi SoC
文件頁(yè)數(shù): 5/54頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 8K GATES 84-PLCC COM
標(biāo)準(zhǔn)包裝: 16
系列: ACT™ 2
LAB/CLB數(shù): 1232
輸入/輸出數(shù): 72
門數(shù): 8000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC(29.31x29.31)
ACT 2 Family FPGAs
R e visio n 8
2 -7
ACT 2 Timing Model1
Notes:
1. Values shown for A1240A-2 at worst-case commercial conditions.
2. Input module predicted routing delay
Figure 2-1
Timing Model
Output Delays
Internal Delays
Input Delays
tINH = 2.0 ns
tINSU= 4.0 ns
I/O Module
D
Q
tINGL= 4.7 ns
tINYL= 2.6 ns tIRD2= 4.8 ns(2)
Combinatorial
Logic Module
tPD= 3.8 ns
Sequential
Logic Module
I/O Module
tRD1 = 1.4 ns
tDLH = 8.0 ns
I/O Module
ARRAY
CLOCKS
FMAX= 100 MHz
Combin-
atorial
Logic
Included
in t
SUD
D
Q
D
Q
tOUTH = 0.0 ns
tOUTSU= 0.4 ns
tGLH = 9.0 ns
tDLH = 8.0 ns
tENHZ = 7.1 ns
tRD1= 1.4 ns
tCO= 3.8 ns
tSUD= 0.4 ns
tHD= 0.0 ns
tRD4 = 3.1 ns
tRD8 = 4.7 ns
Predicted
Routing
Delays
tCKH= 11.8 ns
G
FO = 256
tRD2 = 1.7 ns
相關(guān)PDF資料
PDF描述
HSC60DREI-S734 CONN EDGECARD 120PS .100 EYELET
A14V60A-TQG176C IC FPGA 6K GATES 3.3V 176-TQFP
A14V60A-TQ176C IC FPGA 6K GATES 3.3V 176-TQFP
ASC49DRTF-S13 CONN EDGECARD 98POS .100 EXTEND
AMC49DRTF-S13 CONN EDGECARD 98POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1280A-PL84I 功能描述:IC FPGA 8K GATES 84-PLCC IND RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 2 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1280A-PLG160B 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PLG160C 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PLG160I 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PLG160M 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs