Table 2-32 A1460A, A14V60A Worst-Case" />
參數(shù)資料
型號: A1425A-CQ132C
廠商: Microsemi SoC
文件頁數(shù): 39/90頁
文件大小: 0K
描述: IC FPGA 2500 GATES 132-CQFP
產(chǎn)品變化通告: A1425A Family Discontinuation 23/Jan/2012
標(biāo)準(zhǔn)包裝: 1
系列: ACT™ 3
LAB/CLB數(shù): 310
輸入/輸出數(shù): 100
門數(shù): 2500
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 132-BCQFP,帶拉桿
供應(yīng)商設(shè)備封裝: 132-CQFP(63.5x63.5)
Detailed Specifications
2- 36
R e visio n 3
A1460A, A14V60A Timing Characteristics (continued)
Table 2-32 A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module – TTL Output Timing1
–3 Speed2 –2 Speed2 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max.
Min.
Max.
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS Enable to Pad, Z to H/L, High Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
7.8
8.7
9.9
11.6
15.1
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
9.0
10.0
11.5
15.0
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
12.8
15.3
17.0
22.1
ns
dTLHHS Delta Low to High, High Slew
0.02
0.03
0.04
ns/pF
dTLHLS Delta Low to High, Low Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS Delta High to Low, High Slew
0.04
0.05
0.07
ns/pF
dTHLLS Delta High to Low, Low Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS Enable to Pad, Z to H/L, High Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
7.4
8.3
9.4
11.0
14.3
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
10.4
12.1
13.8
17.9
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
14.5
17.4
19.3
25.1
ns
dTLHHS Delta Low to High, High Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS Delta Low to High, Low Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS Delta High to Low, High Slew
0.03
0.04
0.05
ns/pF
dTHLLS Delta High to Low, Low Slew
0.04
0.05
0.07
ns/pF
Notes:
1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
相關(guān)PDF資料
PDF描述
A1425A-1CQ132C IC FPGA 2500 GATES 132-CQFP
ASC49DRYH-S734 CONN EDGECARD 98POS DIP .100 SLD
ACC65DRES-S734 CONN EDGECARD 130PS .100 EYELET
ABB106DHNT-S621 CONN EDGECARD 212PS .050 DIP SLD
ACB106DHHT-S621 CONN EDGECARD 212PS .050 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1425A-CQ132M 制造商:Microsemi Corporation 功能描述:IC FPGA 100 I/O 132CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 2500 GATES 132-CQFP MIL
A1425A-PG133B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs
A1425A-PL84C 功能描述:IC FPGA 2500 GATES 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
A1425A-PL84I 功能描述:IC FPGA 2500 GATES 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
A1425A-PLG84C 功能描述:IC FPGA 2500 GATES 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)