Table 2-20 A1415A, A14V15A Worst-Case" />
參數(shù)資料
型號(hào): A1460A-PQ208I
廠商: Microsemi SoC
文件頁(yè)數(shù): 26/90頁(yè)
文件大小: 0K
描述: IC FPGA 6K GATES 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ACT™ 3
LAB/CLB數(shù): 848
輸入/輸出數(shù): 167
門(mén)數(shù): 6000
電源電壓: 4.5 V ~ 5.5 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
Detailed Specifications
2- 24
R e visio n 3
A1415A, A14V15A Timing Characteristics (continued)
Table 2-20 A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module – TTL Output Timing1
–3 Speed2 –2 Speed2 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max.
Min.
Max.
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS Enable to Pad, Z to H/L, High Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
6.5
7.5
8.5
10.0
13.0
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
6.5
7.5
8.5
10.0
13.0
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
7.5
9.0
10.0
13.0
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
11.3
13.5
15.0
19.5
ns
dTLHHS Delta Low to High, High Slew
0.02
0.03
0.04
ns/pF
dTLHLS Delta Low to High, Low Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS Delta High to Low, High Slew
0.04
0.05
0.07
ns/pF
dTHLLS Delta High to Low, Low Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS Enable to Pad, Z to H/L, High Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
6.7
7.5
8.5
10.0
13.0
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
6.7
7.5
9.0
10.0
13.0
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
8.9
10.7
11.8
15.3
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
13.0
15.6
17.3
22.5
ns
dTLHHS Delta Low to High, High Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS Delta Low to High, Low Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS Delta High to Low, High Slew
0.03
0.04
0.05
ns/pF
dTHLLS Delta High to Low, Low Slew
0.04
0.05
0.07
ns/pF
Notes:
1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Please refer to the Product Discontinuation Notices (PDNs) listed
below:
相關(guān)PDF資料
PDF描述
205161-5 CONN D-SUB RCPT 9POS TIN CRIMP
445730-1 CONN D-SUB RCPT HSING 8C8 MIX
ACM43DTMI CONN EDGECARD 86POS R/A .156 SLD
ACM43DTBI CONN EDGECARD 86POS R/A .156 SLD
ACM43DTAI CONN EDGECARD 86POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1460A-PQG160C 功能描述:IC FPGA 6K GATES 160-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類(lèi)型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1460A-PQG160I 功能描述:IC FPGA 6K GATES 160-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類(lèi)型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1460A-PQG208C 功能描述:IC FPGA 6K GATES 208-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類(lèi)型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1460A-PQG208I 功能描述:IC FPGA 6K GATES 208-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類(lèi)型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1460A-STDCQ196B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC