參數(shù)資料
型號(hào): A14V100A-BG313C
廠商: Microsemi SoC
文件頁(yè)數(shù): 5/90頁(yè)
文件大小: 0K
描述: IC FPGA 10K GATES 3.3V 313-BGA
標(biāo)準(zhǔn)包裝: 24
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 228
門數(shù): 10000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 313-BBGA
供應(yīng)商設(shè)備封裝: 313-PBGA(35x35)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -5
Dedicated Clocks
Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed
performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad
Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the
array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by
special I/Os.
The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock
module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):
Externally from the CLKA pad
Externally from the CLKB pad
Internally from the CLKINA input
Internally from the CLKINB input
The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal
clock track are located in each horizontal routing channel. The function of the clock module is determined
by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of
the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally
generated clock signal to a clock network. Since both clock networks are identical, the user does not care
whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like
resets, output enables, or data enables. This saves logic modules and results in performance increases
in some cases.
Routing Structure
The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O
modules. These routing tracks are metal interconnects that may either be of continuous length or broken
into segments. Segments can be joined together at the ends using antifuses to increase their lengths up
to the full length of the track.
Figure 2-6
Clock Networks
CLKB
CLKA
FROM
PADS
CLOCK
DRIVERS
CLKMOD
CLKINB
CLKINA
S0
S1
INTERNAL
SIGNAL
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
CLOCK TRACKS
相關(guān)PDF資料
PDF描述
ASC50DREH-S734 CONN EDGECARD 100POS .100 EYELET
A14V100A-RQ208C IC FPGA 10K GATES 3.3V 208-PQFP
24LC01BH-I/MS IC EEPROM 1KBIT 400KHZ 8MSOP
EP2SGX60CF780C3N IC STRATIX II GX 60K 780-FBGA
EP2S60F484I4 IC STRATIX II FPGA 60K 484-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A14V100A-RQ208C 功能描述:IC FPGA 10K GATES 3.3V 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14V100BP-BG313C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A14V15AA-1BG208B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family
A14V15AA-1BG208C 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family
A14V15AA-1BG208I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family