參數(shù)資料
型號(hào)： A28F200BX-B
廠(chǎng)商： Intel Corp.
英文描述： 2-MBIT (256K x 8) Boot Block Flash Memory(2兆位 (128K x 16) 引導(dǎo)塊閃速存儲(chǔ)器)
中文描述： 2兆位（256K × 8）開(kāi)機(jī)區(qū)塊快閃記憶體（2兆位（128K的× 16）引導(dǎo)塊閃速存儲(chǔ)器）
文件頁(yè)數(shù)： 7/33頁(yè)
文件大小： 411K
代理商： A28F200BX-B
A28F200BX-T/B
1.4 Pin Descriptions for the x8/x16 A28F200BX
Symbol
Type
Name and Function
A
0
–A
16
I
ADDRESS INPUTS
for memory addresses. Addresses are internally latched
during a write cycle.
A
9
I
ADDRESS INPUT:
When A
9
is at 12V the signature mode is accessed. During this
mode A
0
decodes between the manufacturer and device ID’s. When BYTE
Y
is at
a logic low only the lower byte of the signatures are read. DQ
15
/A
b
1
is a don’t
care in the signature mode when BYTE
Y
is low.
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE
Y
and WE
Y
cycle
during a program command. Inputs commands to the Command User Interface
when CE
Y
and WE
Y
are active. Data is internally latched during the write and
program cycles. Outputs array, intelligent identifier and Status Register data. The
data pins float to tri-state when the chip is deselected or the outputs are disabled.
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE
Y
and WE
Y
cycle
during a program command. Data is internally latched during the write and program
cycles. Outputs array data. The data pins float to tri-state when the chip is
deselected or the outputs are disabled as in the byte-wide mode (BYTE
Y
e
‘‘0’’).
In the byte-wide mode DQ
15
/A
b
1
becomes the lowest order address for data
output on DQ
0
–DQ
7
.
CHIP ENABLE:
Activates the device’s control logic, input buffers, decoders and
sense amplifiers. CE
Y
is active low; CE
Y
high deselects the memory device and
reduces power consumption to standby levels. If CE
Y
and RP
Y
are high, but not
at a CMOS high level, the standby current will increase due to current flow through
the CE
Y
and RP
Y
input stages.
DQ
0
–DQ
7
I/O
DQ
8
–DQ
15
I/O
CE
Y
I
RP
Y
I
RESET/POWER-DOWN:
Provides three-state control. Puts the device in deep
power-down mode. Locks the boot block from program/erase.
When RP
Y
is at logic high level and equals 6.5V maximum the boot block is
locked and cannot be programmed or erased.
When RP
Y
e
11.4V minimum the boot block is unlocked and can be programmed
or erased.
When RP
Y
is at a logic low level the boot block is locked, the deep power-down
mode is enabled and the WSM is reset preventing any blocks from being
programmed or erased, therefore providing data protection during power
transitions. When RP
Y
transitions from logic low to logic high the flash memory
enters the read array mode.
OE
Y
I
OUTPUT ENABLE:
Gates the device’s outputs through the data buffers during a
read cycle. OE
Y
is active low.
WE
Y
I
WRITE ENABLE:
Controls writes to the Command Register and array blocks.
WE
Y
is active low. Addresses and data are latched on the rising edge of the WE
Y
pulse.
BYTE
Y
ENABLE:
Controls whether the device operates in the byte-wide mode
(x8) or the word-wide mode (x16). BYTE
Y
pin must be controlled at CMOS levels
to meet 130
m
A CMOS current in the standby mode. BYTE
Y
e
‘‘0’’ enables the
byte-wide mode, where data is read and programmed on DQ
–DQ
and
DQ
15
/A
b
1
becomes the lowest order address that decodes between the upper
and lower byte. DQ
8
–DQ
14
are tri-stated during the byte-wide mode.
BYTE
Y
e
‘‘1’’ enables the word-wide mode where data is read and programmed
on DQ
0
–DQ
15
.
PROGRAM/ERASE POWER SUPPLY:
For erasing memory array blocks or
programming data in each block.
Note:
V
PP
k
V
PPLMAX
memory contents cannot be altered.
DEVICE POWER SUPPLY (5V
g
10%)
GROUND:
For all internal circuitry.
BYTE
Y
I
V
PP
V
CC
GND
NC
NO CONNECT:
Pin may be driven or left floating.
DU
DON’T USE PIN:
Pin should not be connected to anything.
7
相關(guān)PDF資料
PDF描述
A28F400BR-B 4-MBIT (512K x8) Boot Block Flash Memory(4兆位(512K x8) 引導(dǎo)塊閃速存儲(chǔ)器)
A28F400BR-T 4-MBIT (256K x16) Boot Block Flash Memory(4兆位 (256K x16)引導(dǎo)塊閃速存儲(chǔ)器)
A28F400BX-B 4-MBIT (512K x8) Boot Block Flash Memory(4兆位(512K x8) 引導(dǎo)塊閃速存儲(chǔ)器)
A6FLR10MS02 FAST RECOVERY DIODES
A6FLR20MS02 CAP 220PF 200V 200V X7R RAD.20 .20X.20 BULK R-MIL-PRF-39014
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A28F200BX-T 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY
A28F200BX-T/B 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:A28F200BX-T/B
A28F400BR-B 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
A28F400BR-T 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
A28F400BR-T/B 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:A28F400BR-T/B
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*