1-4 Revision 11 The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input log" />
參數(shù)資料
型號: A3PN015-QNG68I
廠商: Microsemi SoC
文件頁數(shù): 2/114頁
文件大?。?/td> 0K
描述: IC FPGA NANO 15K GATES 68-QFN
標準包裝: 260
系列: ProASIC3 nano
輸入/輸出數(shù): 49
門數(shù): 15000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-VFQFN 裸露焊盤
供應商設(shè)備封裝: 68-QFN(8x8)
ProASIC3 nano Device Overview
1-4
Revision 11
The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic
function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch
interconnections. The versatility of the ProASIC3 nano core tile as either a three-input lookup table (LUT)
equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile
capability is unique to the ProASIC3 family of third-generation architecture flash FPGAs. VersaTiles are
connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the
device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is
possible for virtually any design.
Figure 1-3 ProASIC3 nano Device Architecture Overview with Two I/O Banks (A3PN060 and A3PN125)
Figure 1-4 ProASIC3 nano Device Architecture Overview with Four I/O Banks (A3PN250)
RAM Block
4,608-Bit Dual-Port
SRAM or FIFO Block
VersaTile
CCC
I/Os
ISP AES
Decryption
User Nonvolatile
FlashROM
Charge Pumps
Bank 0
Bank
1
Bank
1
Bank
0
Bank
0
Bank 1
RAM Block
4,608-Bit Dual-Port
SRAM or FIFO Block
VersaTile
CCC
I/Os
ISP AES
Decryption
User Nonvolatile
FlashROM
Charge Pumps
Bank 0
Bank
3
Bank
3
Bank
1
Bank
1
Bank 2
相關(guān)PDF資料
PDF描述
AGLN015V2-QNG68 IC FPGA NANO 1KB 15K 68-QFN
A3PN010-1QNG48I IC FPGA NANO 10K GATES 48-QFN
A3P015-2QNG68 IC FPGA 1KB FLASH 15K 68-QFN
A3PN030-Z2QNG68 IC FPGA NANO 30K GATES 68-QFN
A3PN030-ZVQ100 IC FPGA NANO 30K GATES 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PN020-1QNG68 功能描述:IC FPGA NANO 20K GATES 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設(shè)備封裝:289-CSP(14x14)
A3PN020-1QNG68I 功能描述:IC FPGA NANO 20K GATES 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設(shè)備封裝:289-CSP(14x14)
A3PN020-2QNG68 功能描述:IC FPGA NANO 20K GATES 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設(shè)備封裝:289-CSP(14x14)
A3PN020-2QNG68I 功能描述:IC FPGA NANO 20K GATES 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設(shè)備封裝:289-CSP(14x14)
A3PN020-QNG68 功能描述:IC FPGA NANO 172MAC 68QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241