Revision 11 2-5 Thermal Characteristics Introduction The temperature variable in the Designer software refers to " />
參數(shù)資料
型號: A3PN250-1VQ100
廠商: Microsemi SoC
文件頁數(shù): 26/114頁
文件大?。?/td> 0K
描述: IC FPGA NANO 250K GATES 100-VQFP
標準包裝: 90
系列: ProASIC3 nano
RAM 位總計: 36864
輸入/輸出數(shù): 68
門數(shù): 250000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 100-TQFP
供應商設備封裝: 100-VQFP(14x14)
ProASIC3 nano Flash FPGAs
Revision 11
2-5
Thermal Characteristics
Introduction
The temperature variable in the Designer software refers to the junction temperature, not the ambient
temperature. This is an important distinction because dynamic and static power consumption cause the
chip junction to be higher than the ambient temperature.
EQ 1 can be used to calculate junction temperature.
TJ = Junction Temperature = T + TA
EQ 1
where:
TA = Ambient Temperature
T = Temperature gradient between junction (silicon) and ambient T = ja * P
ja = Junction-to-ambient of the package. ja numbers are located in Table 2-5.
P = Power dissipation
Package Thermal Characteristics
The device junction-to-case thermal resistivity is
jc and the junction-to-ambient air thermal resistivity is
ja. The thermal characteristics for ja are shown for two air flow rates. The absolute maximum junction
temperature is 100°C. EQ 2 shows a sample calculation of the absolute maximum power dissipation
allowed for a 484-pin FBGA package at commercial temperature and in still air.
EQ 2
Temperature and Voltage Derating Factors
Maximum Power Allowed
Max. junction temp. (
C) Max. ambient temp. (C)
ja(C/W)
------------------------------------------------------------------------------------------------------------------------------------------
100
C70C
20.5
C/W
-------------------------------------
1.463 W
=
Table 2-5 Package Thermal Resistivities
Package Type
Device
Pin Count
jc
ja
Units
Still Air 200 ft./min.
500 ft./min.
Quad Flat No Lead (QFN)
All devices
48
TBD
C/W
68
TBD
C/W
100
TBD
C/W
Very Thin Quad Flat Pack (VQFP)
All devices
100
10.0
35.3
29.4
27.1
C/W
Table 2-6 Temperature and Voltage Derating Factors for Timing Delays
(normalized to TJ = 70°C, VCC = 1.425 V)
Array Voltage VCC (V)
Junction Temperature (°C)
–40°C
–20°C
0°C
25°C
70°C
85°C
100°C
1.425
0.968
0.973
0.979
0.991
1.000
1.006
1.013
1.500
0.888
0.894
0.899
0.910
0.919
0.924
0.930
1.575
0.836
0.841
0.845
0.856
0.864
0.870
0.875
相關PDF資料
PDF描述
A3PN250-Z1VQ100 IC FPGA NANO 250K GATES 100-VQFP
BR93L46FV-WE2 IC EEPROM 1KBIT 2MHZ 8SSOP
A3PN250-Z1VQG100 IC FPGA NANO 250K GATES 100-VQFP
A3PN250-1VQG100 IC FPGA NANO 250K GATES 100-VQFP
A3P060-2FGG144 IC FPGA 1KB FLASH 60K 144-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
A3PN250-1VQ100I 功能描述:IC FPGA NANO 250K GATES 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設備封裝:289-CSP(14x14)
A3PN250-1VQG100 功能描述:IC FPGA NANO 250K GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設備封裝:289-CSP(14x14)
A3PN250-1VQG100I 功能描述:IC FPGA NANO 250K GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設備封裝:289-CSP(14x14)
A3PN250-2QNG100 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3 NANO 250K GATES COMM 130NM 1.5V 100QFN - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA PROASIC3 NANO 250K GATES COMM 130NM 1.5V 100QFN - Trays
A3PN250-2QNG100I 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3 NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOG - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA PROASIC3 NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOG - Trays