參數(shù)資料
型號: A42MX04-1PQ100
廠商: Electronic Theatre Controls, Inc.
英文描述: Audio Transformer; Power Rating:100mW; Mounting Type:PCB Surface; Current Rating:4mA; External Depth:0.594"; External Height:0.625"; External Width:0.813"; Frequency Response Max:15kHz; Frequency Response Min:200Hz
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 92/123頁
文件大?。?/td> 854K
代理商: A42MX04-1PQ100
40MX and 42MX FPGA Families
1- 64
v6.0
TTL Output Module Timing5
tDLH
Data-to-Pad HIGH
2.4
2.7
3.1
3.6
5.1
ns
tDHL
Data-to-Pad LOW
2.8
3.2
3.6
4.2
5.9
ns
tENZH
Enable Pad Z to HIGH
2.5
2.8
3.2
3.8
5.3
ns
tENZL
Enable Pad Z to LOW
2.8
3.1
3.5
4.2
5.9
ns
tENHZ
Enable Pad HIGH to Z
5.2
5.7
6.5
7.6
10.7
ns
tENLZ
Enable Pad LOW to Z
4.8
5.3
6.0
7.1
9.9
ns
tGLH
G-to-Pad HIGH
2.9
3.2
3.6
4.3
6.0
ns
tGHL
G-to-Pad LOW
2.9
3.2
3.6
4.3
6.0
ns
tLSU
I/O Latch Output Set-Up
0.5
0.6
0.7
1.0
ns
tLH
I/O Latch Output Hold
0.0
ns
tLCO
I/O Latch Clock-to-Out
(Pad-to-Pad) 32 I/O
5.6
6.1
6.9
8.1
11.4
ns
tACO
Array Latch Clock-to-Out
(Pad-to-Pad) 32 I/O
10.6
11.8
13.4
15.7
22.0
ns
dTLH
Capacitive Loading, LOW to HIGH
0.04
0.05
0.07
ns/pF
dTHL
Capacitive Loading, HIGH to LOW
0.03
0.04
0.06
ns/pF
Table 36
A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued)
(Worst-Case Commercial Conditions, VCCA = 4.75V, TJ = 70°C)
‘–3’ Speed
‘–2’Speed
‘–1’ Speed
‘Std’ Speed
‘–F’ Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
Notes:
1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
相關(guān)PDF資料
PDF描述
A42MX09-1PQ100 Audio Transformer; Power Rating:100mW; Mounting Type:PCB Surface; Current Rating:4mA; External Depth:0.594"; External Height:0.625"; External Width:0.813"; Frequency Response Max:15kHz; Frequency Response Min:200Hz
A42MX16-1PQ100 Audio Transformer; Power Rating:100mW; Mounting Type:PCB Surface; Current Rating:4mA; External Depth:0.594"; External Height:0.625"; External Width:0.813"; Frequency Response Max:15kHz; Frequency Response Min:200Hz RoHS Compliant: Yes
A42MX24-1PQ100 40MX and 42MX FPGA Families
A42MX02-1PQ100A Audio Transformer; Power Rating:1W; Mounting Type:PCB Surface; External Depth:1.125"; External Height:1.125"; External Width:1.375"; Frequency Response Max:15kHz; Frequency Response Min:200Hz; Leaded Process Compatible:Yes
A42MX04-1PQ100A Line Matching Transformer; Leaded Process Compatible:Yes; Insertion Loss:0.8dBA; Peak Reflow Compatible (260 C):Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX04-1PQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1PQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1PQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1PQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1PQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families