參數(shù)資料
型號(hào): A42MX04-1TQ100
廠商: Electronic Theatre Controls, Inc.
英文描述: XFRMR PWR 10.0VCT 2.5A QC .187
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 46/123頁
文件大?。?/td> 854K
代理商: A42MX04-1TQ100
40MX and 42MX FPGA Families
v6.0
1-23
Timing Models
Note:
* Values are shown for 40MX ‘–3’ speed devices at 5.0V worst-case commercial conditions.
Figure 1-17 40MX Timing Model*
Notes: *Values are shown for A42MX09 ‘–3’ at 5.0V worst-case commercial conditions.
Input module predicted routing delay.
Figure 1-18 42MX Timing Model*
Output Delay
Input Delay
Logic Module
Internal Delays
tDLH=3.32 ns
tENHZ=7.92 ns
tRD1=1.28 ns
tRD2=1.80 ns
tRD4=2.33 ns
tRD8=4.93 ns
I/O Module
tPD=1.24 ns
tCO=1.24 ns
tIRD1=2.09 ns
tIRD4=3.64 ns
tIRD8=5.73 ns
tINYL=0.62 ns t
IRD2=2.59 ns
I/O Module
FMAX=180 MHz
tCKH=4.55 ns
FO=128
Array
Clock
Predicted
Routing
Delays
Array
Clocks
Combin
-atoria l
Logic
include
DQ
FO = 32
Output Delays
Internal Delays
Input Delays
I/O Module
DQ
Combinatorial
Logic Module
Sequential
Logic Module
I/O Module
DQ
Predicted
Routing
Delays
G
t
RD1=0.7 ns
t
RD2=1.9 ns
t
RD4=1.4 ns
t
RD8=2.3 ns
t
OUTH=0.00 ns
t
OUTSU=0.3 ns
t
GLH=2.6 ns
t
DLH=2.5 ns
t
DLH=2.5 ns
t
ENHZ=4.9 ns
t
RD1=0.70 ns
t
LCO=5.2 ns (light loads, pad-to-pad)
t
CO=1.3 ns
t
SUD=0.3 ns
t
HD=0.00 ns
t
PD=1.2 ns
t
IRD1=2.0 ns
t
INYL=0.8 ns
t
INH=0.0 ns
t
INSU=0.3 ns
t
INGL=1.3 ns
F
MAX=296 MHz
t
CKH=2.70 ns
相關(guān)PDF資料
PDF描述
A42MX09-1TQ100 XFRMR PWR 10.0VCT 4.3A QC .187
A42MX16-1TQ100 XFRMR PWR 10.0VCT 8.0A QC .187
A42MX24-1TQ100 40MX and 42MX FPGA Families
A42MX02-1TQ100A 40MX and 42MX FPGA Families
A42MX04-1TQ100A 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX04-1TQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1TQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1TQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1TQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1TQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families