參數(shù)資料
型號: A42MX09-FVQ100M
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 121/123頁
文件大?。?/td> 854K
代理商: A42MX09-FVQ100M
FPGA Families 40MX and 42MX
v6.0
3-1
Datasheet Information
List of Changes
The following table lists critical changes that were made in the current version of the document.
Previous version
Changes in current version (v6.0)
Page
v5.1
The
"Ease of Integration" section
was updated.
1-i
The
"Temperature Grade Offerings" section
is new.
1-iii
The
"Speed Grade Offerings" section
is new.
1-iii
The
"General Description" section
was updated.
1-1
The
"MultiPlex I/O Modules" section
was updated.
1-6
The
"User Security" section
was updated.
1-6
Table 1 Voltage Support of MX Devices
was updated.
1-7
The
"Power Dissipation" section
was updated.
1-8
The
"Static Power Component" section
was updated.
1-8
The
"Equivalent Capacitance" section
was updated.
1-8
Figure 1-13 Silicon Explorer II Setup with 42MX
was updated.
1-10
Table 4 Supported BST Public Instructions
was updated.
1-11
Figure 1-14 42MX IEEE 1149.1 Boundary Scan Circuitry
was updated.
1-11
Table 5 Boundary Scan Pin Configuration and Functionality
was updated.
1-12
The
"Development Tool Support" section
was updated.
1-13
The
Table 7 Absolute Maximum Ratings for 42MX Devices*
and the
Table 6 Absolute
Maximum Ratings for 40MX Devices*
were updated.
1-14
The
Table 9 5V TTL Electrical Specifications
was updated.
1-15
The
Table 13 3.3V LVTTL Electrical Specifications
was updated.
1-17
In the
"Mixed 5.0V/3.3V Electrical Specifications" section
,
Table 14 Absolute Maximum
Ratings*
,
Table 15 Recommended Operating Conditions
, and
Table 16 Mixed 5.0V/3.3V
Electrical Specifications
were updated.
The
Table 17 DC Specification (5.0V PCI Signaling)
1
was updated.
The
Table 19 DC Specification (3.3V PCI Signaling)
1
was updated.
1-18
1-19
1-20
The <zBlue>Junction Temperature (T
J
) section,
"Package Thermal Characteristics" section
, and the
tables were updated.
1-22
Figure 1-17 40MX Timing Model*
was updated.
1-23
Figure 1-19 42MX Timing Model (Logic Functions Using Quadrant Clocks)
1-24
The
Figure 1-20 42MX Timing Model (SRAM Functions)
was updated.
1-24
The
Figure 1-27 Output Buffer Latches
was updated.
1-27
The
Table 22 42MX Temperature and Voltage Derating Factors
is new.
1-31
The
Table 23 40MX Temperature and Voltage Derating Factors
is new.
1-32
The
"Pin Descriptions" section
was updated.
1-77
In the
100-Pin PQFP
table, the following pins changed:
Pin 64 (42MX09 and 42MX16) has changed to LP
2-7
相關PDF資料
PDF描述
A54SX08P-2TQ208M 54SX Family FPGAs
A54SX08 54SX Family FPGAs
A54SX08-1BG208 54SX Family FPGAs
A54SX08-1BG208I 54SX Family FPGAs
A54SXxx 54SX Family FPGAs
相關代理商/技術參數(shù)
參數(shù)描述
A42MX09-FVQG100 功能描述:IC FPGA MX SGL CHIP 14K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
A42MX09-PG132B 功能描述:IC FPGA 95 I/O 132CPGA 制造商:microsemi corporation 系列:MX 零件狀態(tài):在售 I/O 數(shù):95 柵極數(shù):14000 電壓 - 電源:3 V ~ 3.6 V,4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-55°C ~ 125°C(TJ) 封裝/外殼:- 供應商器件封裝:132-CPGA 標準包裝:1
A42MX09-PG132C 功能描述:IC FPGA 95 I/O 132CPGA 制造商:microsemi corporation 系列:MX 零件狀態(tài):在售 I/O 數(shù):95 柵極數(shù):14000 電壓 - 電源:3 V ~ 3.6 V,4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C(TA) 標準包裝:1
A42MX09-PG132M 功能描述:IC FPGA 95 I/O 132CPGA 制造商:microsemi corporation 系列:MX 零件狀態(tài):在售 I/O 數(shù):95 柵極數(shù):14000 電壓 - 電源:3 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-55°C ~ 125°C(TC) 標準包裝:1
A42MX09-PL100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families