- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352476 > A42MX16-1PL100A (Electronic Theatre Controls, Inc.) IC TVS BI-DIR 5V 350W SOD-323 PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-1PL100A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | IC TVS BI-DIR 5V 350W SOD-323 |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 17/120頁(yè) |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1PL100A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
113
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
The interconnection between Master and Slave CPU with the SPI is shown in Figure 3-53. The
system consists of two shift registers, and a master clock generator. The SPI master initiates the
communication cycle when pulling low the Slave Select SS - pin of the desired Slave. Master
and Slave prepare the data to be sent in their respective shift Registers, and the Master gener-
ates the required clock pulses on the SCK line to interchange data. Data is always shifted from
Master to Slave on the Master Out - Slave In line or MOSI line, and from Slave to Master on the
Master In, Slave Out or MISO line. After each data package, the Master will synchronize the
Slave by pulling high the Slave Select, SS - line.
When configured as a Master, the SPI interface has no automatic control of the SS - line. This
must be handled by user software before communication can start. When this is done, writing a
byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight
bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of
Transmission Flag (SPIF) in the SPI Status Register (SPSR). If the SPI Interrupt Enable bit
(SPIE) in the SPCR Register is set, an interrupt is requested. The Master may continue to shift
the next byte by writing it into SPDR, or signal the end of packet by pulling high the Slave Select,
SS - line. The last incoming byte will be kept in the Buffer Register for later use. When config-
ured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long as the SS -
pin is driven high. In that state, software may update the contents of the SPI Data Register,
SPDR Register, but the data will not be shifted out by incoming clock pulses on the SCK pin until
the SS - pin is driven low. If one byte has been completely shifted, the end of Transmission Flag,
SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an interrupt is
requested. The Slave may continue to place new data to be sent into SPDR before reading the
incoming data. The last incoming byte will be kept in the Buffer Register for later use.
Figure 3-53. Master-slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register (SPDR)
before the entire shift cycle is completed. When receiving data, however, a received character
must be read from the SPI Data Register before the next character has been completely shifted
in. Otherwise, the first byte is lost.
In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure
correct sampling of the clock signal, the frequency of the SPI clock should never exceed f
osc/4.
LSB
SLAVE
MSB
8 Bit Shift Register
LSB
Shift
Enable
MSTR
MASTER
MSB
SS
SCK
SS
SCK
MOSI
MISO
8 Bit Shift Register
SPI
Clock Generator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1PL100B | 40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 40MX and 42MX FPGA Families |
| A42MX16-1PL100M | IC TVS BI-DIR 24V 350W SOD-323 |
| A42MX02-1BG100 | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL84 | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。