- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄352476 > A42MX16-1PL100B (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-1PL100B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 49/120頁(yè) |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1PL100B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
34
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
The start-up sequence for the clock includes both the time-out delay and the start-up time when
the device starts up from reset. When starting up from Power-down mode, VCC is assumed to
be at a sufficient level and only the start-up time is included (see Table 3-7).
3.7.4
Calibrated Internal Fast RC-Oscillator (FRC)
The calibrated internal FRC-Oscillator has two selectable fundamental speed frequencies
(1MHz/4MHz), which are determined by the FRCFS Fuse. The device is shipped with the
CKDIV8 Fuse programmed. See Section 3.7.7 “System Clock Prescaler (CLK)” on page 36 for
more details. During reset, hardware loads the calibration byte into the FRCCAL Register and
thereby automatically calibrates the FRC-Oscillator. Over a supply range of 1.9V to 3.6V and for
a temperature range of –40°C to +85°C, the calibration gives a frequency of 1MHz / 4MHz±10%
(ensured by final test). The oscillator can be calibrated for any frequency in the range of 0.9MHz
to 1.1MHz/3.6MHz to 4.4MHz within ±1% accuracy for a fixed supply voltage and temperature,
by changing the FRCCAL register (typical value, not measured in final test).
3.7.4.1
Fast Frequency RC – Oscillator Calibration Register – FRCCAL
Bit 7, 6 - Res: Reserved Bits
These bits are reserved and will be always read as zero.
Bits 5..0 - FCAL: Fast frequency RC-oscillator CALibration Value
The Oscillator Calibration Register is used to trim the Calibrated Internal FRC Oscillator to
remove process variations from the Oscillator frequency. The factory-calibrated value is auto-
matically written to this register during chip reset, giving an oscillator frequency of 1MHz/ 4MHz.
The application software can write this register to change the oscillator frequency. The oscillator
can be calibrated to any frequency in the range of 0.9MHz to 1.1MHz/3.6MHz to 4.4MHz within
1% accuracy for a fixed supply voltage and temperature. Calibration outside that range is not
guaranteed.
Note that this oscillator is used to time EEPROM and Flash write accesses, and these write
times will be affected accordingly.
Table 3-7.
Power-down and Reset Delays
Power Conditions
Start-up Time from Sensor Noise
Reduction and Power-down
Additional Delay from Reset
(POR), V
CC = 3.0V
SUT1..0
Reserved
00
Fast rising power
6CLK
14CLK(1) + 5.7ms (10ms)
01
Slowly rising power
6CLK
14CLK(1) + 91ms (140ms)
10 (default)
Reserved
11
Note:
1. CLK = Clock from prescaler output
Bit
76543210
-
FCAL5
FCAL4
FCAL3
FCAL2
FCAL1
FCAL0
FRCCAL
Read/Write
R
R/W
Initial Value
00000000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 40MX and 42MX FPGA Families |
| A42MX16-1PL100M | IC TVS BI-DIR 24V 350W SOD-323 |
| A42MX02-1BG100 | 40MX and 42MX FPGA Families |
| A42MX04-1BG100 | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100M | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL84 | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-1PL84I | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。