參數(shù)資料
型號: A42MX16-1PQ100B
廠商: Electronic Theatre Controls, Inc.
英文描述: TRANSF 600 OHM 0MA DC TEL
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 64/120頁
文件大小: 854K
代理商: A42MX16-1PQ100B
48
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Table 3-17 shows reset and Interrupt Vectors placement for the various combinations of
BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt
Vectors are not used, and regular program code can be placed at these locations. This is also
the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the
Boot section or vice versa.
3.10.2
Moving Interrupts Between Application and Boot Space
The General Interrupt Control register controls the placement of the Interrupt Vector table.
3.10.2.1
MCU Control Register - MCUCR
Bits 7..5 - Res: Reserved Bits
These bits are reserved bits at the ATA6289 and will always read as zero.
Bit 4 - PUD: Pull-Up Disable
This bit is described in the I/O-Port section.
Bits 3..2 - Res: Reserved Bits
These bits are reserved bits at the ATA6289 and will always read as zero.
Bit 1 - IVSEL: Interrupt Vector Select
When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash
memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot
Loader section of the Flash. The actual address of the start of the Boot Flash Section is deter-
mined by the BOOTSZ Fuses. Refer to Section 3.19 “Boot Loader Support - Read-While-Write
Self-Programming” on page 149 for details. To avoid unintentional changes of Interrupt Vector
tables, a special write procedure must be followed to change the IVSEL bit:
Write the Interrupt Vector Change Enable (IVCE) bit to one.
Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.
Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled
in the cycle IVCE is set, and they remain disabled until after the instruction following the write to
IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status
Register is unaffected by the automatic disabling.
Table 3-17.
Reset and Interrupt Vectors Placement in ATA6289(1)
BOOTRST
IVSEL
Reset Address
Interrupt Vectors Start Address
1
0
0x0000
0x0001
1
0x0000
Boot Reset Address + 0x0001
0
Boot Reset Address
0x0001
0
1
Boot Reset Address
Boot Reset Address + 0x0001
Note:
1. For the BOOTRST Fuse
1means unprogrammed while 0means programmed.
Bit
765
43
21
0
-
PUD
-
IVSEL
IVCE
MCUCR
Read/Write
R
R/W
R
R/W
Initial Value
000
00
0
相關(guān)PDF資料
PDF描述
A42MX24-1PQ100B TRANSF 600 OHM 0MA DC TEL
A42MX02-1PQ100ES TRANSF 600 OHM 90MA DC TEL
A42MX02-1TQ100 XFRMR PWR 10.0VCT 17.5A QC .250
A42MX04-1TQ100 XFRMR PWR 10.0VCT 2.5A QC .187
A42MX09-1TQ100 XFRMR PWR 10.0VCT 4.3A QC .187
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1PQ100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1PQ100I 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX16-1PQ100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP
A42MX16-1PQ160 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX16-1PQ160I 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)