參數(shù)資料
型號： A42MX16
廠商： Electronic Theatre Controls, Inc.
英文描述： Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SO -40 to 85
中文描述： 40MX和42MX FPGA系列
文件頁數(shù)： 79/123頁
文件大小： 854K
代理商： A42MX16
40MX and 42MX FPGA Families
v6.0
1-73
Table 39
A42MX36 Timing Characteristics (Nominal 3.3V Operation)
(Worst-Case Commercial Conditions, V
CCA
= 3.0V, T
J
= 70°C)
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
‘–F’ Speed
Parameter Description
Logic Module Combinatorial Functions
1
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
t
PD
t
PDD
Logic Module Predicted Routing Delays
2
Internal Array Module Delay
1.9
2.1
2.3
2.7
3.8
ns
Internal Decode Module Delay
2.2
2.5
2.8
3.3
4.7
ns
t
RD1
t
RD2
t
RD3
t
RD4
t
RD5
t
RDD
Logic Module Sequential Timing
3, 4
FO=1 Routing Delay
1.3
1.5
1.7
2.0
2.7
ns
FO=2 Routing Delay
1.8
2.0
2.3
2.7
3.7
ns
FO=3 Routing Delay
2.3
2.5
2.8
3.4
4.7
ns
FO=4 Routing Delay
2.8
3.1
3.5
4.1
5.7
ns
FO=8 Routing Delay
4.6
5.2
5.8
6.9
9.6
ns
Decode-to-Output Routing Delay
0.5
0.5
0.6
0.7
1.0
ns
t
CO
t
GO
t
SUD
t
HD
t
RO
t
SUENA
t
HENA
t
WCLKA
Flip-Flop Clock-to-Output
1.8
2.0
2.3
2.7
3.7
ns
Latch Gate-to-Output
1.8
2.0
2.3
2.7
3.7
ns
Flip-Flop (Latch) Set-Up Time
0.4
0.5
0.6
0.7
0.9
ns
Flip-Flop (Latch) Hold Time
0.0
0.0
0.0
0.0
0.0
ns
Flip-Flop (Latch) Reset-to-Output
2.2
2.4
2.7
3.2
4.5
ns
Flip-Flop (Latch) Enable Set-Up
1.0
1.1
1.2
1.4
2.0
ns
Flip-Flop (Latch) Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
Flip-Flop (Latch) Clock Active
Pulse Width
4.6
5.2
5.8
6.9
9.6
ns
t
WASYN
Flip-Flop (Latch) Asynchronous
Pulse Width
6.1
6.8
7.7
9.0
12.6
ns
Synchronous SRAM Operations
t
RC
t
WC
t
RCKHL
t
RCO
t
ADSU
Notes:
1. For dual-module macros, use t
PD1
+ t
RD1
+ t
PDn
, t
CO
+ t
RD1
+ t
PDn
, or t
PD1
+ t
RD1
+ t
SUD
, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
Read Cycle Time
9.5
10.5
11.9
14.0
19.6
ns
Write Cycle Time
9.5
10.5
11.9
14.0
19.6
ns
Clock HIGH/LOW Time
4.8
5.3
6.0
7.0
9.8
ns
Data Valid After Clock HIGH/LOW
4.8
5.3
6.0
7.0
9.8
ns
Address/Data Set-Up Time
2.3
2.5
2.8
3.4
4.8
ns
相關PDF資料
PDF描述
A42MX16-1PQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SO -40 to 85
A42MX16-1PQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1TQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1TQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1VQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
相關代理商/技術參數(shù)
參數(shù)描述
A42MX16-1BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*