- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX24-3VQ100 (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX24-3VQ100 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 50/93頁 |
| 文件大小： | 854K |
| 代理商： | A42MX24-3VQ100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
54
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
IOEN(O)
64
I/O Enable.
Tri-state control for external address and data buffers. Generally not used in buffered mode. When low, indi-
cates that the Mark3 is currently performing a host access to an internal register, or internal (for transparent
mode) external RAM. In transparent mode, IOEN (low) should be used to enable external address and data
bus tri-state buffers.
READYD (O)
62
Handshake output to host processor.
For a nonzero wait state read access, READYD is asserted at the end of a host transfer cycle to indicate that
data is available to be read on D15 through D0 when asserted (low). For a nonzero wait state write cycle,
READYD is asserted at the end of the cycle to indicate that data has been transferred to a register or RAM
location. For both nonzero wait reads and writes, the host must assert STRBD low until READYD is asserted
low.
In the (buffered) zero wait state mode, this output is normally logic "1", indicating that the Mark3 is in a state
ready to accept a subsequent host transfer cycle. In zero wait mode, READYD will transition from high to low
during (or just after) a host transfer cycle, when the Mark3 initiates its internal transfer to or from registers or
internal RAM. When the Mark3 completes its internal transfer, READYD returns to logic "1", indicating it is
ready for the host to initiate a subsequent transfer cycle.
TABLE 53. PROCESSOR INTERFACE CONTROL (CONT.)
SIGNAL NAME
DESCRIPTION
BU-6474XF/GX
BU-6484XF/GX
BU-64863F/GX
PIN
RTAD4 (MSB) (I)
40
RT Address input.
If bit 5 of Configuration Register #6, RT ADDRESS SOURCE, is programmed to logic "0" (default), then the
Mark3's RT address is provided by means of these 5 input signals. In addition, if RT ADDRESS SOURCE is
logic "0", the source of RT address parity is RTADP.
There are many methods for using these input signals for designating the Mark3's RT address. For details,
refer to the description of RT_AD_LAT.
If RT ADDRESS SOURCE is programmed to logic "1", then the Mark3's source for its RT address and parity is
under software control, via data lines D5-D0. In this case, the RTAD4-RTAD0 and RTADP signals are not used.
RTAD3 (I)
39
RTAD2 (I)
24
RTAD1 (I)
45
RTAD0 (LSB) (I)
38
RT_AD_LAT (I)
36
RT Address Latch.
Input signal used to control the Mark3's internal RT address latch. If RT_AD_LAT is connected to logic "0", then
the Mark3 RT is configured to accept a hardwired (transparent) RT address from RTAD4-RTAD0 and RTADP.
If RT_AD_LAT is initially logic "0", and then transitions to logic "1", the values presented on RTAD4-RTAD0
and RTADP will be latched internally on the rising edge of RT_AD_LAT.
If RT_AD_LAT is connected to logic "1", then the Mark3's RT address is latchable under host processor con-
trol. In this case, there are two possibilities: (1) If bit 5 of Configuration Register #6, RT ADDRESS SOURCE,
is programmed to logic "0" (default), then the source of the RT Address is the RTAD4-RTAD0 and RTADP
input signals. (2) If RT ADDRESS SOURCE is programmed to logic "1", then the source of the RT Address is
the lower 6 bits of the processor data bus, D5-D1 (for RTAD4-0) and D0 (for RTADP).
In either of these two cases (with RT_AD_LAT = "1"), the processor will cause the RT address to be latched
by: (1) Writing bit 15 of Configuration Register #3, ENHANCED MODE ENABLE, to logic "1". (2) Writing bit 3
of Configuration Register #4, LATCH RT ADDRESS WITH CONFIGURATION REGISTER #5, to logic "1". (3)
Writing to Configuration Register #5. In the case of RT ADDRESS SOURCE = "1", then the values of RT
address and RT address parity must be written to the lower 6 bits of Configuration Register #5, via D5-D0. In
the case where RT ADDRESS SOURCE = "0", the bit values presented on D5-D0 become "don't care".
RTADP (I)
44
Remote Terminal Address Parity.
This input signal must provide an odd parity sum with RTAD4-RTAD0 in order for the RT to respond to non-broad-
cast commands. That is, there must be an odd number of logic "1"s from among RTAD-4-RTAD0 and RTADP.
TABLE 54. RT ADDRESS
SIGNAL NAME
DESCRIPTION
BU-6474XF/GX
BU-6484XF/GX
BU-64863F/GX
PIN
FLAT PACK AND GULL WING PACKAGES - SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS (CONT.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX24-3VQ100A | 40MX and 42MX FPGA Families |
| A42MX24-3VQ100B | 40MX and 42MX FPGA Families |
| A42MX36-2PQ100B | 40MX and 42MX FPGA Families |
| A42MX36-2PQ100ES | 40MX and 42MX FPGA Families |
| A42MX36-2TQ100 | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX24-FPL84 | 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX24-FPLG84 | 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX24-FPQ160 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX24-FPQ208 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX24-FPQG160 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。