參數(shù)資料
型號: A54SX08-VQ100I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 15/36頁
文件大?。?/td> 833K
代理商: A54SX08-VQ100I
v2.0
15
54SX Family FPGAs RadTolerant and HiRel
Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T
J
= 70
°
C, V
CCA
= 3.0V)
54SX Timing Model*
Hard-Wired Clock
External Set-Up = t
INY
+ t
IRD1
+ t
SUD
t
HCKH
= 2.2 + 0.7 + 0.8
1.7 = 2.0 ns
Clock-to-Out (Pin-to-Pin)
= t
HCKH
+ t
RCO
+ t
RD1
+ t
DHL
= 1.7 + 0.6 + 0.7 + 2.8 = 5.8 ns
Routed Clock
External Set-Up = t
INY
+ t
IRD1
+ t
SUD
t
RCKH
= 2.2 + 0.7 + 0.8
2.4 = 1.3 ns
Clock-to-Out (Pin-to-Pin)
= t
RCKH
+ t
RCO
+ t
RD1
+ t
DHL
= 2.4 + 0.6 + 0.7 + 2.8 = 6.5 ns
V
CCA
Junction Temperature (T
J
)
40
0
25
70
85
125
3.0
0.78
0.87
0.89
1.00
1.04
1.16
3.3
0.73
0.82
0.83
0.93
0.97
1.08
3.6
0.69
0.77
0.78
0.87
0.92
1.02
*Values shown for A54SX16-1 at worst-case commercial conditions.
Output Delays
Internal Delays
Input Delays
Hard-Wired
Clock
I/O Module
F
HMAX
= 240 MHz
t
INY
= 2.2 ns
t
IRD2
= 1.2 ns
Combinatorial
Cell
t
PD
=0.9 ns
Register
Cell
I/O Module
t
RD1
= 0.7 ns
t
RD4
= 2.2 ns
t
RD8
= 4.3 ns
t
DHL
= 2.8 ns
I/O Module
Routed
Clock
F
MAX
= 175 MHz
D
Q
D
Q
t
DHL
= 2.8 ns
t
ENZH
= 2.8 ns
t
RD1
= 0.7 ns
t
RCO
= 0.6 ns
t
SUD
= 0.8 ns
HD
= 0.0 ns
Predicted
Routing
Delays
t
RCKH
= 2.8 ns (100% Load)
t
RD1
= 0.7 ns
Register
Cell
t
RCO
= 0.6 ns
t
HCKH
= 1.3 ns
相關(guān)PDF資料
PDF描述
A54SX08-VQ100M Field Programmable Gate Array (FPGA)
A54SX16-1CQ208 Field Programmable Gate Array (FPGA)
A54SX16-1CQ208B Field Programmable Gate Array (FPGA)
A54SX16-1CQ208M Field Programmable Gate Array (FPGA)
A54SX16-1CQ256 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08-VQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A54SX08-VQ208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs