Table 2-10 AC Specifications (3.3 V PCI Operation) Symbol Parameter Condition Min. Max. Units I
參數(shù)資料
型號(hào)： A54SX08A-1TQG144
廠商： Microsemi SoC
文件頁(yè)數(shù)： 28/108頁(yè)
文件大小： 0K
描述： IC FPGA SX 12K GATES 144-TQFP
標(biāo)準(zhǔn)包裝： 60
系列： SX-A
LAB/CLB數(shù)： 768
輸入/輸出數(shù)： 113
門(mén)數(shù)： 12000
電源電壓： 2.25 V ~ 5.25 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 70°C
封裝/外殼： 144-LQFP
供應(yīng)商設(shè)備封裝： 144-TQFP（20x20）
SX-A Family FPGAs
2- 6
v5.3
Table 2-10 AC Specifications (3.3 V PCI Operation)
Symbol
Parameter
Condition
Min.
Max.
Units
IOH(AC)
Switching Current High
0 < VOUT ≤ 0.3VCCI
1
–12VCCI
–mA
0.3VCCI ≤ VOUT < 0.9VCCI
1
(–17.1(VCCI – VOUT))
–
mA
0.7VCCI < VOUT < VCCI
1, 2
–
–
(Test Point)
VOUT = 0.7VCC
2
––32VCCI
mA
IOL(AC)
Switching Current Low
VCCI > VOUT ≥ 0.6VCCI
1
16VCCI
–mA
0.6VCCI > VOUT > 0.1VCCI
1
(26.7VOUT)–
mA
0.18VCCI > VOUT > 0
1, 2
–
–
(Test Point)
VOUT = 0.18VCC
2
–
38VCCI
mA
ICL
Low Clamp Current
–3 < VIN ≤ –1
–25 + (VIN + 1)/0.015
–
mA
ICH
High Clamp Current
VCCI + 4 > VIN ≥ VCCI + 1
25 + (VIN – VCCI – 1)/0.015
–
mA
slewR
Output Rise Slew Rate
0.2VCCI - 0.6VCCI load
3
14
V/ns
slewF
Output Fall Slew Rate
0.6VCCI - 0.2VCCI load
3
14
V/ns
Notes:
1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half
of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#,
which are system outputs. “Switching Current High” specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#,
which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C
and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by
design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any
point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter
with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and
minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain
outputs.
Output
Buffer
1/2 in. max.
10 pF
Pin
1 k/25
Ω
1 k/25
Ω
Pin
Buffer
Output
10 pF
相關(guān)PDF資料
PDF描述
HMM44DRYS CONN EDGECARD 88POS DIP .156 SLD
ASM10DRES CONN EDGECARD 20POS .156 EYELET
RSC49DRYS-S734 CONN EDGECARD 98POS DIP .100 SLD
RMC49DRYS-S734 CONN EDGECARD 98POS DIP .100 SLD
A3P600L-1FGG256 IC FPGA 1KB FLASH 600K 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08A-1TQG144I 功能描述:IC FPGA SX 12K GATES 144-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門(mén)數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17）
A54SX08A-1TQG208 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-1TQG208A 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-1TQG208B 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-1TQG208I 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*