- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379533 > A54SX08P-3FG208I (Electronic Theatre Controls, Inc.) 54SX Family FPGAs PDF資料下載
參數(shù)資料
| 型號： | A54SX08P-3FG208I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | FPGA |
| 英文描述： | 54SX Family FPGAs |
| 中文描述： | 54SX家庭的FPGA |
| 文件頁數(shù)： | 34/57頁 |
| 文件大小： | 415K |
| 代理商： | A54SX08P-3FG208I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
5 4 S X F a m ily F P G A s
34
v3.1
P in De s c ript ion
C L K A /B
These pins are 3.3V/5.0V PCI/TTL clock inputs for clock
distribution networks. The clock input is buffered prior to
clocking the R-cells. If not used, this pin must be set LOW or
HIGH on the board. It must not be left floating. (For
A54SX72A, these clocks can be configured as bidirectional.)
C loc k A a nd B
G ND
LOW supply voltage.
G round
H C L K
De dic a te d (H a rd-w ire d)
A rra y C loc k
This pin is the 3.3V/5.0V PCI/TTL clock input for sequential
modules. This input is directly wired to each R-cell and
offers clock speeds independent of the number of R-cells
being driven. If not used, this pin must be set LOW or HIGH
on the board. It must not be left floating.
I/O
The I/O pin functions as an input, output, tristate, or
bidirectional buffer. Based on certain configurations, input
and output levels are compatible with standard TTL, LVTTL,
3.3V PCI or 5.0V PCI specifications. Unused I/O pins are
automatically tristated by the Designer Series software.
Input/Output
NC
This pin is not connected to circuitry within the device.
No C onne c tion
P R A , I/O
The Probe A pin is used to output data from any
user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with
the Probe B pin to allow real-time diagnostic output of any
signal path within the device. The Probe A pin can be used
as a user-defined I/O when verification has been completed.
The pin’s probe capabilities can be permanently disabled to
protect programmed design confidentiality.
P robe A
P R B , I/O
The Probe B pin is used to output data from any node within
the device. This diagnostic pin can be used in conjunction
with the Probe A pin to allow real-time diagnostic output of
any signal path within the device. The Probe B pin can be
used as a user-defined I/O when verification has been
completed. The pin’s probe capabilities can be permanently
disabled to protect programmed design confidentiality.
P robe B
T C K
Test clock input for diagnostic probe and device
programming. In flexible mode, TCK becomes active when
the TMS pin is set LOW (refer to
Table2 on page8
). This pin
functions as an I/O when the boundary scan state machine
reaches the “l(fā)ogic reset” state.
Te s t C loc k
T DI
Serial input for boundary scan testing and diagnostic probe.
In flexible mode, TDI is active when the TMS pin is set LOW
(refer to
Table 2 on page 8
). This pin functions as an I/O
when the boundary scan state machine reaches the “l(fā)ogic
reset” state.
Te s t Da ta Input
T DO
Serial output for boundary scan testing. In flexible mode,
TDO is active when the TMS pin is set LOW (refer to
Table 2
on page 8
). This pin functions as an I/O when the boundary
scan state machine reaches the “l(fā)ogic reset” state.
Te s t Da ta Output
T MS
The TMS pin controls the use of the IEEE 1149.1 Boundary
Scan pins (TCK, TDI, TDO). In flexible mode when the TMS
pin is set LOW, the TCK, TDI, and TDO pins are boundary
scan pins (refer to
Table 2 on page 8
). Once the boundary
scan pins are in test mode, they will remain in that mode
until the internal boundary scan state machine reaches the
“l(fā)ogic reset” state. At this point, the boundary scan pins will
be released and will function as regular I/O pins. The “l(fā)ogic
reset” state is reached 5 TCK cycles after the TMS pin is set
HIGH. In dedicated test mode, TMS functions as specified in
the IEEE 1149.1 specifications.
Te s t Mode S e le c t
V
C C I
Supply voltage for I/Os. See
Table 1 on page 8
.
S upply V olta g e
V
C C A
Supply voltage for Array. See
Table 1 on page 8
.
S upply V olta g e
V
C C R
Supply voltage for input tolerance (required for internal
biasing) See
Table 1 on page 8
.
S upply V olta g e
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A54SX08P-3FG208M | BC COMPONENTS PART NUMBER RoHS Compliant: Yes |
| A54SX08P-3FG208PP | 54SX Family FPGAs |
| A54SX08P-3PL208PP | 54SX Family FPGAs |
| A54SX08P-3PQ208 | 54SX Family FPGAs |
| A54SX08P-3PQ208I | 54SX Family FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A54SX08P-3FG208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs |
| A54SX08P-3FG208PP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs |
| A54SX08P-3FGG208 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs |
| A54SX08-P-3FGG208I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs |
| A54SX08P-3FGG208I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。