Table 2-28 A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V
參數(shù)資料
型號: A54SX32A-CQ84B
廠商: Microsemi SoC
文件頁數(shù): 59/108頁
文件大?。?/td> 0K
描述: IC FPGA SX 48K GATES 84-CQFP
標準包裝: 9
系列: SX-A
LAB/CLB數(shù): 2880
輸入/輸出數(shù): 69
門數(shù): 48000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 84-CQFP 裸露焊盤和系桿
供應商設備封裝: 84-CQFP(42x42)
SX-A Family FPGAs
2- 34
v5.3
Table 2-28 A54SX32A Timing Characteristics
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–3 Speed1
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
C-Cell Propagation Delays2
tPD
Internal Array Module
0.8
0.9
1.1
1.2
1.7
ns
Predicted Routing Delays3
tDC
FO
=
1
Routing
Delay,
Direct
Connect
0.1
ns
tFC
FO = 1 Routing Delay, Fast Connect
0.3
0.4
0.6
ns
tRD1
FO = 1 Routing Delay
0.3
0.4
0.5
0.6
ns
tRD2
FO = 2 Routing Delay
0.4
0.5
0.6
0.8
ns
tRD3
FO = 3 Routing Delay
0.5
0.6
0.7
0.8
1.1
ns
tRD4
FO = 4 Routing Delay
0.7
0.8
0.9
1.0
1.4
ns
tRD8
FO = 8 Routing Delay
1.2
1.4
1.5
1.8
2.5
ns
tRD12
FO = 12 Routing Delay
1.7
2.0
2.2
2.6
3.6
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
0.6
0.7
0.8
0.9
1.3
ns
tCLR
Asynchronous Clear-to-Q
0.5
0.6
0.8
1.0
ns
tPRESET
Asynchronous Preset-to-Q
0.6
0.7
0.9
1.2
ns
tSUD
Flip-Flop Data Input Set-Up
0.6
0.7
0.8
0.9
1.2
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.2
1.4
1.5
1.8
2.5
ns
tRECASYN
Asynchronous Recovery Time
0.3
0.4
0.5
0.7
ns
tHASYN
Asynchronous Removal Time
0.3
0.4
0.6
ns
tMPW
Clock Pulse Width
1.4
1.6
1.8
2.1
2.9
ns
Input Module Propagation Delays
tINYH
Input Data Pad to Y High 2.5 V
LVCMOS
0.6
0.7
0.8
0.9
1.2
ns
tINYL
Input Data Pad to Y Low 2.5 V
LVCMOS
1.2
1.3
1.5
1.8
2.5
ns
tINYH
Input Data Pad to Y High 3.3 V PCI
0.5
0.6
0.7
1.0
ns
tINYL
Input Data Pad to Y Low 3.3 V PCI
0.6
0.7
0.8
0.9
1.3
ns
tINYH
Input Data Pad to Y High 3.3 V
LVTTL
0.8
0.9
1.0
1.2
1.6
ns
tINYL
Input Data Pad to Y Low 3.3 V LVTTL
1.4
1.6
1.8
2.2
3.0
ns
Notes:
1. All –3 speed grades have been discontinued.
2. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相關PDF資料
PDF描述
EP1SGX40GF1020C5 IC STRATIX GX FPGA 40K 1020-FBGA
A54SX32-CQ256M IC FPGA SX 48K GATES 256-CQFP
EP4SGX180DF29C4N IC STRATIX IV FPGA 180K 780FBGA
EP4SGX110DF29C3 IC STRATIX IV FPGA 110K 780FBGA
EP4SGX110DF29I4 IC STRATIX IV FPGA 110K 780FBGA
相關代理商/技術參數(shù)
參數(shù)描述
A54SX32A-CQ84M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 238MHZ 0.25UM/0.22UM 2.5V 84C - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 84CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 69 I/O 84CQFP
A54SX32A-FBG329 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A54SX32A-FBGG329 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A54SX32A-FFG144 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
A54SX32A-FFG256 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)