Table 2-14 A54SX08A Timing Characteristics (Worst-Case Commercial Conditi" />
參數(shù)資料
型號(hào): A54SX32A-FGG144A
廠商: Microsemi SoC
文件頁數(shù): 41/108頁
文件大?。?/td> 0K
描述: IC FPGA SX 48K GATES 144-FBGA
標(biāo)準(zhǔn)包裝: 160
系列: SX-A
LAB/CLB數(shù): 2880
輸入/輸出數(shù): 111
門數(shù): 48000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 144-LBGA
供應(yīng)商設(shè)備封裝: 144-FPBGA(13x13)
SX-A Family FPGAs
2- 18
v5.3
Timing Characteristics
Table 2-14 A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max.
Min.
Max.
Min. Max.
C-Cell Propagation Delays1
tPD
Internal Array Module
0.9
1.1
1.2
1.7
ns
Predicted Routing Delays2
tDC
FO = 1 Routing Delay, Direct Connect
0.1
ns
tFC
FO = 1 Routing Delay, Fast Connect
0.3
0.4
0.6
ns
tRD1
FO = 1 Routing Delay
0.3
0.4
0.5
0.6
ns
tRD2
FO = 2 Routing Delay
0.5
0.6
0.8
ns
tRD3
FO = 3 Routing Delay
0.6
0.7
0.8
1.1
ns
tRD4
FO = 4 Routing Delay
0.8
0.9
1
1.4
ns
tRD8
FO = 8 Routing Delay
1.4
1.5
1.8
2.5
ns
tRD12
FO = 12 Routing Delay
2
2.2
2.6
3.6
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
0.7
0.8
0.9
1.3
ns
tCLR
Asynchronous Clear-to-Q
0.6
0.8
1.0
ns
tPRESET
Asynchronous Preset-to-Q
0.7
0.9
1.2
ns
tSUD
Flip-Flop Data Input Set-Up
0.7
0.8
0.9
1.2
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.4
1.5
1.8
2.5
ns
tRECASYN
Asynchronous Recovery Time
0.4
0.5
0.7
ns
tHASYN
Asynchronous Hold Time
0.3
0.4
0.6
ns
tMPW
Clock Pulse Width
1.6
1.8
2.1
2.9
ns
Input Module Propagation Delays
tINYH
Input Data Pad to Y High 2.5 V LVCMOS
0.8
0.9
1.0
1.4
ns
tINYL
Input Data Pad to Y Low 2.5 V LVCMOS
1.0
1.2
1.4
1.9
ns
tINYH
Input Data Pad to Y High 3.3 V PCI
0.6
0.7
1.0
ns
tINYL
Input Data Pad to Y Low 3.3 V PCI
0.7
0.8
0.9
1.3
ns
tINYH
Input Data Pad to Y High 3.3 V LVTTL
0.7
0.9
1.2
ns
tINYL
Input Data Pad to Y Low 3.3 V LVTTL
1.0
1.1
1.3
1.8
ns
Notes:
1. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相關(guān)PDF資料
PDF描述
RBB106DHAD-S621 EDGECARD 212POS DIP R/A .050 SLD
5745171-5 CONN BACKSHELL DB9 DIE CAST
A42MX24-FPQ208 IC FPGA MX SGL CHIP 36K 160-PQFP
A42MX24-FPQG208 IC FPGA MX SGL CHIP 36K 208-PQFP
HCC65DRYI-S13 CONN EDGECARD 130PS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX32A-FGG144I 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-FGG144M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 238MHZ 0.25UM/0.22UM 2.5V 144 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 111 I/O 144FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 144FBGA
A54SX32A-FGG256 功能描述:IC FPGA 249I/O 256FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
A54SX32A-FGG256A 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-FGG256I 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)