參數(shù)資料
型號(hào): A54SX32A2FG256I
英文描述: Logic IC
中文描述: 邏輯IC
文件頁(yè)數(shù): 21/36頁(yè)
文件大?。?/td> 833K
代理商: A54SX32A2FG256I
v2.0
21
54SX Family FPGAs RadTolerant and HiRel
RT54SX16 Timing Characteristics
(continued)
(Worst-Case Military Conditions, V
CCR
= 4.75V, V
CCA,
V
CCI
= 3.0V, T
J
= 125
°
C)
I/O Module
TTL Output Timing
1
‘–
1
Speed
Std
Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
t
DLH
t
DHL
t
ENZL
t
ENZH
t
ENLZ
t
ENHZ
d
TLH
d
THL
Data-to-Pad LOW to HIGH
5.1
6.0
ns
Data-to-Pad HIGH to LOW
5.1
6.0
ns
Enable-to-Pad, Z to L
4.2
5.1
ns
Enable-to-Pad, Z to H
5.1
6.0
ns
Enable-to-Pad, L to Z
8.1
9.4
ns
Enable-to-Pad, H to Z
4.0
4.7
ns
Delta LOW to HIGH
0.09
0.11
ns/pF
Delta HIGH to LOW
0.09
0.15
ns/pF
Dedicated (Hard-Wired) Array Clock Network
t
HCKH
Input LOW to HIGH
(Pad to R-Cell Input)
3.1
3.6
ns
t
HCKL
Input HIGH to LOW
(Pad to R-Cell Input)
3.5
4.0
ns
t
HPWH
t
HPWL
t
HCKSW
t
HP
f
HMAX
Minimum Pulse Width HIGH
3.8
4.4
ns
Minimum Pulse Width LOW
3.8
4.4
ns
Maximum Skew
0.8
0.8
ns
Minimum Period
7.6
8.9
ns
Maximum Frequency
130
110
MHz
Routed Array Clock Networks
t
RCKH
Input LOW to HIGH (Light Load)
(Pad to R-Cell Input)
4.4
5.3
ns
t
RCKL
Input HIGH to LOW (Light Load)
(Pad to R-Cell Input)
4.9
5.6
ns
t
RCKH
Input LOW to HIGH (50% Load)
(Pad to R-Cell Input)
5.3
6.0
ns
t
RCKL
Input HIGH to LOW (50% Load)
(Pad to R-Cell Input)
5.3
6.3
ns
t
RCKH
Input LOW to HIGH (100% Load)
(Pad to R-Cell Input)
5.1
6.0
ns
t
RCKL
Input HIGH to LOW (100% Load)
(Pad to R-Cell Input)
5.3
6.3
ns
t
RPWH
t
RPWL
t
RCKSW
t
RCKSW
t
RCKSW
Note:
1.
Min. Pulse Width HIGH
5.6
6.7
ns
Min. Pulse Width LOW
5.6
6.7
ns
Maximum Skew (Light Load)
1.1
1.5
ns
Maximum Skew (50% Load)
1.5
1.7
ns
Maximum Skew (100% Load)
1.5
1.7
ns
Delays based on 35pF loading, except for t
ENZL
and t
ENZH
. For t
ENZL
and t
ENZH
the loading is 5pF.
相關(guān)PDF資料
PDF描述
A54SX32A3FG144 Logic IC
A54SX32A3FG256 Logic IC
A54SX32AFG144 Logic IC
A54SX32AFG144I Logic IC
A54SX32AFG144M Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX32A-2FG256I 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-2FG484 功能描述:IC FPGA SX 48K GATES 484-FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX32A-2FG484I 功能描述:IC FPGA SX 48K GATES 484-FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX32A-2FGG144 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-2FGG144I 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)