• <dfn id="pdaxc"><pre id="pdaxc"></pre></dfn>
    <rp id="pdaxc"><wbr id="pdaxc"><div id="pdaxc"></div></wbr></rp>
  • <big id="pdaxc"><tr id="pdaxc"><sup id="pdaxc"></sup></tr></big>
    <samp id="pdaxc"><dl id="pdaxc"></dl></samp>
    參數(shù)資料
    型號(hào): A54SX32P-1BG208
    廠商: Electronic Theatre Controls, Inc.
    英文描述: 54SX family FPGAs
    中文描述: 54SX系列的FPGA
    文件頁(yè)數(shù): 29/57頁(yè)
    文件大?。?/td> 415K
    代理商: A54SX32P-1BG208
    v3.1
    29
    5 4 S X F a m ily F P G A s
    A 5 4 S X 1 6 P T im ing C ha ra c t e ris t ic s
    (Wors t-C a s e C omme rc ia l C onditions , V
    C C R
    = 4 .75 V , V
    C C A ,
    V
    C C I
    = 3.0V , T
    J
    = 70
    °
    C )
    ‘–3’ Speed
    ‘–2’ Speed
    ‘–1’ Speed
    ‘Std’ Speed
    Parameter
    Description
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Units
    C-Cell Propagation Delays
    1
    t
    PD
    Predicted Routing Delays
    2
    Internal Array Module
    0.6
    0.7
    0.8
    0.9
    ns
    t
    DC
    FO=1 Routing Delay, Direct
    Connect
    0.1
    0.1
    0.1
    0.1
    ns
    t
    FC
    t
    RD1
    t
    RD2
    t
    RD3
    t
    RD4
    t
    RD8
    t
    RD12
    FO=1 Routing Delay, Fast Connect
    0.3
    0.4
    0.4
    0.5
    ns
    FO=1 Routing Delay
    0.3
    0.4
    0.4
    0.5
    ns
    FO=2 Routing Delay
    0.6
    0.7
    0.8
    0.9
    ns
    FO=3 Routing Delay
    0.8
    0.9
    1.0
    1.2
    ns
    FO=4 Routing Delay
    1.0
    1.2
    1.4
    1.6
    ns
    FO=8 Routing Delay
    1.9
    2.2
    2.5
    2.9
    ns
    FO=12 Routing Delay
    2.8
    3.2
    3.7
    4.3
    ns
    R-Cell Timing
    t
    RCO
    t
    CLR
    t
    PRESET
    t
    SUD
    t
    HD
    t
    WASYN
    Sequential Clock-to-Q
    0.9
    1.1
    1.3
    1.4
    ns
    Asynchronous Clear-to-Q
    0.5
    0.6
    0.7
    0.8
    ns
    Asynchronous Preset-to-Q
    0.7
    0.8
    0.9
    1.0
    ns
    Flip-Flop Data Input Set-Up
    0.5
    0.5
    0.7
    0.8
    ns
    Flip-Flop Data Input Hold
    0.0
    0.0
    0.0
    0.0
    ns
    Asynchronous Pulse Width
    1.4
    1.6
    1.8
    2.1
    ns
    Input Module Propagation Delays
    t
    INYH
    t
    INYL
    Predicted Input Routing Delays
    2
    Input Data Pad-to-Y HIGH
    1.5
    1.7
    1.9
    2.2
    ns
    Input Data Pad-to-Y LOW
    1.5
    1.7
    1.9
    2.2
    ns
    t
    IRD1
    t
    IRD2
    t
    IRD3
    t
    IRD4
    t
    IRD8
    t
    IRD12
    Notes:
    1.
    2.
    FO=1 Routing Delay
    0.3
    0.4
    0.4
    0.5
    ns
    FO=2 Routing Delay
    0.6
    0.7
    0.8
    0.9
    ns
    FO=3 Routing Delay
    0.8
    0.9
    1.0
    1.2
    ns
    FO=4 Routing Delay
    1.0
    1.2
    1.4
    1.6
    ns
    FO=8 Routing Delay
    1.9
    2.2
    2.5
    2.9
    ns
    FO=12 Routing Delay
    2.8
    3.2
    3.7
    4.3
    ns
    For dual-module macros, use t
    PD
    + t
    RD1
    + t
    PDn
    , t
    RCO
    + t
    RD1
    + t
    PDn
    or t
    PD1
    + t
    RD1
    + t
    SUD
    , whichever is appropriate.
    Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
    performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
    based on actual routing delay measurements performed on the device prior to shipment.
    相關(guān)PDF資料
    PDF描述
    A54SX32P-1BG208I LM2590HV SIMPLE SWITCHERPower Converter 150 kHz 1A Step-Down Voltage Regulator, with Features; Package: TO-263; No of Pins: 7; Qty per Container: 45; Container: Rail
    A54SX32P-1BG208M LM2590HV SIMPLE SWITCHERPower Converter 150 kHz 1A Step-Down Voltage Regulator, with Features; Package: TO-263; No of Pins: 7; Qty per Container: 45; Container: Rail
    A54SX32P-1FG208M LM2590HV SIMPLE SWITCHERPower Converter 150 kHz 1A Step-Down Voltage Regulator, with Features; Package: TO-263; No of Pins: 7; Qty per Container: 45; Container: Rail
    A54SX32P-1FG208PP 54SX Family FPGAs
    A54SX32P-1PL208 54SX Family FPGAs
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    A54SX32-PQ208 功能描述:IC FPGA SX 48K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A54SX32-PQ208I 功能描述:IC FPGA SX 48K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A54SX32-PQ208M 功能描述:IC FPGA SX 48K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
    A54SX32-PQG208 功能描述:IC FPGA SX 48K GATES 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A54SX32-PQG208I 功能描述:IC FPGA SX 48K GATES 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)