參數(shù)資料
型號： ACTS240D
廠商： Intersil Corporation
英文描述： High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
中文描述： 高可靠性，抗輻射八路緩沖器/線路驅(qū)動器，三態(tài)
文件頁數(shù)： 1/3頁
文件大?。?/td> 46K
代理商： ACTS240D
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
ACTS240MS
High Reliability, Radiation Hardened
Octal Buffer/Line Driver, Three-State
Pinouts
20 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR CDIP2-T20,
LEAD FINISH C
TOP VIEW
20 PIN CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR CDFP4-F20,
LEAD FINISH C
TOP VIEW
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1
AEN
AI1
BO4
AI2
BO3
AI3
AI4
BO2
BO1
GND
VCC
AO1
BI4
AO2
BEN
BI3
AO3
BI2
AO4
BI1
2
3
4
5
6
7
8
9
10
1
20
19
18
17
16
15
14
13
12
11
AEN
AI1
BO4
AI2
BO3
AI3
BO2
AI4
BO1
GND
VCC
BEN
AO1
BI4
AO2
BI3
AO3
BI2
AO4
BI1
Features
Devices QML Qualified in Accordance with MIL-PRF-38535
Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96717 and Intersil’s QM Plan
1.25 Micron Radiation Hardened SOS CMOS
Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
Dose Rate Survivability. . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
Latch-Up Free Under Any Conditions
Military Temperature Range . . . . . . . . . . . . . . . . . .-55
o
C to +125
o
C
Significant Power Reduction Compared to ALSTTL Logic
DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
Input Current
≤
1
μ
A at VOL, VOH
Fast Propagation Delay. . . . . . . . . . . . . . . 17.5ns (Max), 12ns (Typ)
Description
The Intersil ACTS240MS is a Radiation Hardened High Reliability, High-
Speed CMOS/SOS having two active low enable inputs.
The ACTS240MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS240MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or
a Dual-In-Line Ceramic Package (D suffix).
January 1996
Spec Number
518783
File Number
3186.1
Ordering Information
PART NUMBER
TEMPERATURE RANGE
SCREENING LEVEL
PACKAGE
5962F9671701VRC
-55
o
C to +125
o
C
MIL-PRF-38535 Class V
20 Lead SBDIP
5962F9671701VXC
-55
o
C to +125
o
C
MIL-PRF-38535 Class V
20 Lead Ceramic Flatpack
ACTS240D/Sample
25
o
C
Sample
20 Lead SBDIP
ACTS240K/Sample
25
o
C
Sample
20 Lead Ceramic Flatpack
ACTS240HMSR
25
o
C
Die
Die
相關(guān)PDF資料
PDF描述
ACTS240K High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240T High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State, Inverting(抗輻射高穩(wěn)定性能的八緩沖器/線驅(qū)動器（三態(tài)，反相）)
ACTS240DTR High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State, Inverting
ACTS240HMSR High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240KTR High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State, Inverting
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ACTS240DMSR 制造商:Intersil Corporation 功能描述:BFFR/LINE DRVR OCTAL INV 3-ST CMOS 20PIN SBDIP - Rail/Tube
ACTS240DTR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State, Inverting
ACTS240HMSR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240K 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240KMSR 制造商:Intersil Corporation 功能描述:BFFR/LINE DRVR OCTAL INV 3-ST CMOS 20PIN CFLATPACK - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*