參數(shù)資料
型號(hào)： AD10200/PCB
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/20頁(yè)
文件大?。?/td> 0K
描述： KIT EVAL PCB FOR AD10200
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 105M
數(shù)據(jù)接口： 并聯(lián)
輸入范圍： 2.048 Vpp
在以下條件下的電源（標(biāo)準(zhǔn)）： 1.8W @ 105MSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD10200
已供物品： 板
相關(guān)產(chǎn)品： AD10200BZ-ND - IC ADC DUAL 12BIT 68-CLCC
REV. A
AD10200
–10–
APPLICATION NOTES
Theory of Operation
The AD10200 is a high-dynamic range dual 12-bit, 105 MHz
subrange pipeline converter that uses switched capacitor
architecture. The analog input section uses AINA2/AINB2 at
2.048 V p-p with an input impedance of 50
. The analog input
includes an ac-coupled wide-band 1:1 transformer, which provides
high-dynamic range and SNR while maintaining VSWR and
gain flatness. The ADC includes a high-bandwidth linear track/
hold that gives excellent spurious performance up to and beyond
the Nyquist rate. The high-bandwidth track/hold has a low jitter
of 0.25 ps rms, leading to excellent SNR and SFDR performance.
AC-coupled differential PECL/ECL encode inputs are recom-
mended for optimum performance.
USING THE AD10200
ENCODE Input
Any high speed A/D converter is extremely sensitive to the quality
of the sampling clock provided by the user. A track/hold circuit
is essentially a mixer, and any noise, distortion, or timing jitter
on the clock will be combined with the desired signal at the A/D
output. For that reason, considerable care has been taken in the
design of the ENCODE input of the AD10200, and the user is
advised to give commensurate thought to the clock source. The
ENCODE input are fully TTL/CMOS compatible. For opti-
mum performance, the AD10200 must be clocked differentially.
Note that the ENCODE inputs cannot be driven directly from
PECL level signals (VIHD is 3.5 V max). PECL level signals can
easily be accommodated by ac coupling as shown in Figure 6.
Good performance is obtained using an MC10EL16 in the
circuit to drive the encode inputs.
GND
510
0.1 F
PECL
GATE
ENCODE
AD10200
Figure 6. AC Coupling to ENCODE Inputs
ENCODE Voltage Level Definition
The voltage level definitions for driving ENCODE and
ENCODE
in differential mode are shown in Figure 7.
ENCODE Inputs
Differential Signal Amplitude (VID)
500 mV min,
750 mV nom
High Differential Input Voltage (VIHD)
5.0 V max
Low Differential Input Voltage (VILD)
0 V min
Common-Mode Input (VICN)
1.25 V min, 1.6 V nom
ENCODE
0.1 F
VIHS
VILS
ENCODE
VID
VIHD
VILD
VICM
Figure 7. Differential Input Levels
Often, the cleanest clock source is a crystal oscillator producing
a pure sine wave. In this configuration, or with any roughly
symmetrical clock input, the input can be ac-coupled and biased
to a reference voltage that also provides the ENCODE. This
ensures that the reference voltage is centered on the encode signal.
Digital Outputs
The digital outputs are TTL/CMOS-compatible and a separate
output power supply pin supports interfacing with 3.3 V logic.
Analog Input
The analog input is a single ended ac-coupled high performance
1:1 transformer with an input impedance of 50
to 105 MHz.
The nominal full scale input is 2.048 V p-p.
Special care was taken in the design of the analog input section
of the AD10200 to prevent damage and corruption of data when
the input is overdriven.
Voltage Reference
A stable and accurate 2.5 V voltage reference is designed into
the AD10200 (VREFOUT). An external voltage reference is
not required.
Timing
The AD10200 provides latched data outputs, with 10 pipeline
delays. Data outputs are available one propagation delay (tPD)
after the rising edge of the encode command (see Figure 1). The
length of the output data lines and loads placed on them should
be minimized to reduce transients within the AD10200; these
transients can detract from the converter's dynamic performance.
The minimum guaranteed conversion rate of the AD10200 is
10 MSPS. At internal clock rates below 10 MSPS, dynamic
performance may degrade. Therefore, input clock rates below
10 MHz should be avoided.
GROUNDING AND DECOUPLING
Analog and Digital Grounding
Proper grounding is essential in any high speed, high resolution
system. Multilayer printed circuit boards (PCBs) are recom-
mended to provide optimal grounding and power schemes. The
use of ground and power planes offers distinct advantages:
1. The minimization of the loop area encompassed by a signal
and its return path.
2. The minimization of the impedance associated with ground
and power paths.
3. The inherent distributed capacitor formed by the power
plane, PCB insulation and ground plane.
These characteristics result in both a reduction of electromagnetic
interference (EMI) and an overall improvement in performance.
It is important to design a layout that prevents noise from cou-
pling to the input signal. Digital signals should not be run in
parallel with input signal traces and should be routed away from
the input circuitry. The PCB should have a ground plane covering
all unused portions of the component side of the board to pro-
vide a low impedance path and manage the power and ground
currents. The ground plane should be removed from the area
near the input pins to reduce stray capacitance.
相關(guān)PDF資料
PDF描述
LGU2D471MELB CAP ALUM 470UF 200V 20% SNAP
MLK1005S3N0S INDUCTOR MULTILAYER 3.0NH 0402
VI-21F-EY CONVERTER MOD DC/DC 72V 50W
LGU2D561MELZ CAP ALUM 560UF 200V 20% SNAP
VI-21B-EY CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD10201 制造商:Analog Devices 功能描述:DUAL, 12 BIT, 125 MSPS A/D CONVERTER MCM - Bulk
AD10201/PCB 制造商:Analog Devices 功能描述:Evaluation Board For AD10201
AD10201AB 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel 385-Pin BGA
AD10201PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit
AD10226 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual-Channel, 12-Bit 125 MSPS IF Sampling A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*