fCLKIN 0.975 1" />
參數(shù)資料
型號(hào): AD1555BP
廠商: Analog Devices Inc
文件頁(yè)數(shù): 20/24頁(yè)
文件大小: 0K
描述: IC ADC PGA 24BIT LN 28PLCC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 256k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 96mW
電壓電源: 雙 ±
工作溫度: -55°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)差分,雙極
REV. B
–5–
AD1555/AD1556
TIMING SPECIFICATIONS
Symbol
Min
Typ
Max
Unit
CLKIN Frequency
1
fCLKIN
0.975
1.024
1.075
MHz
CLKIN Duty Cycle Error
45
55
%
MCLK Output Frequency
1
fCLKIN/4
SYNC Setup Time
t1
10
ns
SYNC Hold Time
t2
10
ns
CLKIN Rising to MCLK Output Falling on SYNC
t3
20
ns
CLKIN Falling to MCLK Output Rising
t4
20
ns
CLKIN Falling to MCLK Output Falling
t5
20
ns
MCLK Input Falling to MDATA Falling
t6
30
ns
MCLK Input Rising to MDATA and MFLG Valid
t7
100
ns
TDATA Setup Time after SYNC
t8
5ns
TDATA Hold Time
t9
5ns
RESET Setup Time
t10
15
ns
RESET Hold Time
t11
15
ns
CLKIN Falling to DRDY Rising
t12
20
ns
CLKIN Rising to DRDY Falling
2
t13
20
ns
CLKIN Rising to
ERROR Falling
t14
50
ns
RSEL to Data Valid
t15
25
ns
RSEL Setup to SCLK Falling
t16
10
ns
DRDY to Data Valid
t17
25
ns
DRDY High Setup to SCLK Falling
t18
10
ns
R/
W to Data Valid
t19
25
ns
R/
W High Setup to SCLK Falling
t20
10
ns
CS to Data Valid
t21
25
ns
CS Low Setup to SCLK Falling
t22
10
ns
SCLK Rising to DOUT Valid
t23
25
ns
SCLK High Pulsewidth
t24
25
ns
SCLK Low Pulsewidth
t25
25
ns
SCLK Period
t26
70
ns
SCLK Falling to DRDY Falling
2
t27
20
ns
CS High or R/W Low to DOUT Hi-Z
t28
20
ns
R/
W Low Setup to SCLK Falling
t29
10
ns
CS Low Setup to SCLK Falling
t30
10
ns
Data Setup Time to SCLK Falling
t31
10
ns
Data Hold Time after SCLK Falling
t32
10
ns
R/
W Hold Time after SCLK Falling
t33
10
ns
NOTES
1The gain of the modulator is proportional to f
CLKIN and MCLK frequency.
2With DRDYBUF low only. When DRDYBUF is high, this timing also depends on the value of the external pull-down resistor.
Specifications subject to change without notice.
(+VA = +5 V
5%; –VA = –5 V
5%; AD1555 VL = 5 V
5%, AD1556 VL = 2.85 V to 5.25 V;
CLKIN = 1.024 MHz; AGND = DGND = 0 V; CL = 50 pF; TA = TMIN to TMAX, unless otherwise noted)
IOH
IOL
TO OUTPUT
PIN
1.4V
CL
50pF
500 A
1.6mA
Figure 2. Load Circuit for Digital Interface Timing
相關(guān)PDF資料
PDF描述
AD1671KQ IC ADC SNGL 12BIT 28-CDIP
AD1674BD IC ADC 12BIT 100KSPS 28-CDIP
AD1871YRSZ-REEL IC ADC STEREO 24BIT 96KHZ 28SSOP
AD1877JRZ-RL IC ADC STEREO 16BIT 28-SOIC
AD1974YSTZ-RL IC CODEC 4CH ADC W/PLL 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1555BP-REF 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Serial 28-Pin PLCC
AD1555BPRL 功能描述:IC ADC PGA 24BIT LN 28PLCC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD1555BPZ 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD1555BPZRL 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD1556 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit ADC WITH LOW NOISE PGA