
AD1812
REV. 0
–5–
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
Parameter
Symbol
Min
Typ
Max
Units
IOW
/
IOR
Strobe Width
IOW
/
IOR
Rising to
IOW
/
IOR
Falling
Write Data Setup to
IOW
Rising
IOR
Falling to Valid Read Data
AEN Setup to
IOW
/
IOR
Falling
AEN Hold from
IOW
/
IOR
Rising
Adr Setup to
IOW
/
IOR
Falling
Adr Hold from
IOW
/
IOR
Rising
DACK
Rising to
IOW
/
IOR
Falling
IOW
/
IOR
Rising to
DACK
Falling
DACK
Setup to
IOW
/
IOR
Falling
Data Hold from
IOR
Rising
Data Hold from
IOW
Rising
DRQ Hold from
IOW
/
IOR
Falling
DACK
Hold from
IOW
Rising
DACK
Hold from
IOR
Rising
t
STW
t
BWDN
t
WDSU
t
RDDV
t
AESU
t
AEHD
t
ADSU
t
ADHD
t
DKSU1
t
DKHD1
t
DKSU2
t
DHD1
t
DHD2
t
DRHD
t
DKHD2
t
DKHD3
100
80
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
40
10
0
10
10
20
0
10
20
15
25
10
10
*Guaranteed, not tested.
Specifications subject to change without notice.
General Notes
Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield
meaningful results for an additional device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add
up parameters to derive longer times. Note that all 8-bit DMA transfers occur on channels 0, 1, and 3, while all 16-bit DMA transfers occur on channels 5, 6, and 7.
t
DKSU1
t
DKHD1
t
AESU
t
AEHD
t
STW
t
RDDV
t
DHD1
t
ADHD
t
ADSU
DRQ
(0, 1, 3, 5, 6, 7)
DACK
(0, 1, 3, 5, 6, 7)
AEN
IOR
PC_D (7:0) /
PC_D (15:0)
PC_A (15:0)
Figure 1. PIO Read Cycle
t
DKHD3
t
AESU
t
AEHD
t
RDDV
t
DHD1
t
DKSU2
t
DRHD
DRQ
(0, 1, 3, 5, 6, 7)
DACK
(0, 1, 3, 5, 6, 7)
AEN
IOR
PC_D (7:0) /
PC_D (15:0)
t
STW
Figure 3. DMA Read Cycle
t
DKSU1
t
DKHD1
t
AESU
t
AEHD
t
STW
t
DHD2
t
ADHD
DRQ
(0, 1, 3, 5, 6, 7)
DACK
(0, 1, 3, 5, 6, 7)
AEN
IOW
PC_D (7:0) /
PC_D (15:0)
PC_A (15:0)
t
ADSU
t
WDSU
Figure 2. PIO Write Cycle
t
DKHD2
t
AESU
t
AEHD
t
DHD2
t
DKSU2
t
DRHD
DRQ
(0, 1, 3, 5, 6, 7)
DACK
(0, 1, 3, 5, 6, 7)
AEN
IOW
PC_D (7:0) /
PC_D (15:0)
t
STW
t
WDSU
Figure 4. DMA Write Cycle